# Vivado Design Suite Tcl Command Reference Guide

UG835 (v2017.1) April 5, 2017





# **Revision History**

### Commands Deprecated as of 2017.1

- get\_gtbanks: Use 'get\_iobanks -filter {BANK\_TYPE == BT\_MGT}' instead.
- **open\_netlist\_design**: Use 'link\_design' or 'open\_run' instead.
- read\_vcd:

#### Commands Added in 2017.1

auto\_detect\_xpm, config\_hw\_sio\_gts, make\_bd\_intf\_pins\_external, make\_bd\_pins\_external, report\_pr\_configuration\_analysis, update\_smartcable, write\_dsa\_rom

#### Commands Modified in 2017.1

config\_webtalk, get\_pplocs, get\_waves, move\_wave, remove\_wave, report\_sim\_device, validate\_dsa





# Introduction

## Overview of Tcl Capabilities in Vivado

The Tool Command Language (Tcl) is the scripting language integrated in the Vivado® tool environment. Tcl is a standard language in the semiconductor industry for application programming interfaces, and is used by Synopsys® Design Constraints (SDC).

SDC is the mechanism for communicating timing constraints for FPGA synthesis tools from Synopsys Synplify as well as other vendors, and is a timing constraint industry standard; consequently, the Tcl infrastructure is a "Best Practice" for scripting language.

Tcl lets you perform interactive queries to design tools in addition to executing automated scripts. Tcl offers the ability to "ask" questions interactively of design databases, particularly around tool and design settings and state. Examples are: querying specific timing analysis reporting commands live, applying incremental constraints, and performing queries immediately after to verify expected behavior without re-running any tool steps.

The following sections describe some of the basic capabilities of Tcl with Vivado.

**NOTE:** This manual is not a comprehensive reference for the Tcl language. It is a reference to the specific capabilities of the Vivado Design Suite Tcl shell, and provides reference to additional Tcl programming resources.

## **Launching the Vivado Design Suite**

You can launch the Vivado Design Suite and run the tools using different methods depending on your preference. For example, you can choose a Tcl script-based compilation style method in which you manage sources and the design process yourself, also known as Non-Project Mode. Alternatively, you can use a project-based method to automatically manage your design process and design data using projects and project states, also known as Project Mode. Either of these methods can be run using a Tcl scripted batch mode or run interactively in the Vivado IDE. For more information on the different design flow modes, see the *Vivado Design Suite User Guide: Design Flows Overview (UG892)*.

#### Tcl Shell Mode

If you prefer to work directly with Tcl commands, you can interact with your design using Tcl commands with one of the following methods:

- Enter individual Tcl commands in the Vivado Design Suite Tcl shell outside of the Vivado IDE.
- Enter individual Tcl commands in the Tcl Console at the bottom of the Vivado IDE.
- Run Tcl scripts from the Vivado Design Suite Tcl shell.
- Run Tcl scripts from the Vivado IDE.



Use the following command to invoke the Vivado Design Suite Tcl shell either at the Linux command prompt or within a Windows Command Prompt window:

vivado -mode tcl



**TIP:** On Windows, you can also select **Start > All Programs > Xilinx Design Tools > Vivado yyyy.x > Vivado yyyy.x Tcl Shell**, where "yyyy.x" is the installed version of Vivado.

For more information about using Tcl and Tcl scripting, see the *Vivado Design Suite User Guide: Using the Tcl Scripting Capabilities (UG894).* For a step-by-step tutorial that shows how to use Tcl in the Vivado tool, see the *Vivado Design Suite Tutorial: Design Flows Overview (UG888).* 

#### Tcl Batch Mode

You can use the Vivado tools in batch mode by supplying a Tcl script when invoking the tool. Use the following command either at the Linux command prompt or within a Windows Command Prompt window:

vivado -mode batch -source <your Tcl script>

The Vivado Design Suite Tcl shell will open, run the specified Tcl script, and exit when the script completes. In batch mode, you can queue up a series of Tcl scripts to process a number of designs overnight through synthesis, simulation, and implementation, and review the results on the following morning.

#### Vivado IDE Mode

If you prefer to work in a GUI, you can launch the Vivado IDE from Windows or Linux. For more information on the Vivado IDE, see the *Vivado Design Suite User Guide: Using the Vivado IDE (UG893)*.

Launch the Vivado IDE from your working directory. By default the Vivado journal and log files, and any generated report files, are written to the directory from which the Vivado tool is launched. This makes it easier to locate the project file, log files, and journal files, which are written to the launch directory.

In the Windows OS, select **Start > All Programs > Xilinx Design Tools > Vivado yyyy.x > Vivado yyyy.x Tcl Shell**, where "yyyy.x" is the installed version of Vivado.



**TIP:** You can also double-click the Vivado IDE shortcut icon on your Windows desktop.

In the Linux OS, enter the following command at the command prompt:

vivado -or- vivado -mode gui

If you need help, with the Vivado tool command line executable, type:

vivado -help

If you are running the Vivado tool from the Vivado Design Suite Tcl shell, you can open the Vivado IDE directly from the Tcl shell by using the start gui command.

From the Vivado IDE, you can close the Vivado IDE and return to a Vivado Tcl shell by using the stop\_gui command.



#### Tcl Journal Files

When you invoke the Vivado tool, it writes the <code>vivado.log</code> file to record the various commands and operations performed during the design session. The Vivado tool also writes a file called <code>vivado.jou</code> which is a journal of just the Tcl commands run during the session. The journal file can be used as a source to create new Tcl scripts.

**NOTE:** Backup versions of the journal file, named <code>vivado\_<id>.backup.jou</code>, are written to save the details of prior runs whenever the Vivado tool is launched. The <code><id></code> is a unique identifier that allow the tool to create and store multiple backup versions of the log and journal files

#### Tcl Help

The Tcl help command provides information related to the supported Tcl commands.

help – Returns a list of Tcl command categories.

help

Command categories are groups of commands performing a specific function, like File I/O for instance.

 help -category category - Returns a list of commands found in the specified category.

```
help -category object
```

This example returns the list of Tcl commands for handling objects.

• help pattern – Returns a list of commands that match the specified search pattern. This form can be used to quickly locate a specific command from a group of commands.

```
help get *
```

This example returns the list of Tcl commands beginning with get\_.

help command – Provides detailed information related to the specified command.

```
help get cells
```

This example returns specific information of the get cells command.

• help -args command - Provides an abbreviated help text for the specified command, including the command syntax and a brief description of each argument.

```
help -args get cells
```

• help -syntax command - Reports the command syntax for the specified command.

```
help -syntax get cells
```

## **Scripting in Tcl**



#### Tcl Initialization Scripts



**TIP:** The following describes where you can place <code>Vivado\_init.tcl</code> scripts if you would like to customize Vivado on startup. No <code>Vivado\_init.tcl</code> scripts are provided in the Vivado release by default.

When you start the Vivado tool, it looks for a Tcl initialization script in three different locations, each one overriding the last one found:

- 1. Enterprise: In the software installation directory, installdir/Vivado/version/scripts/Vivado init.tcl
- 2. Vivado Version: In a local user directory, for a specific version of the Vivado Design Suite:
  - For Windows 7: %APPDATA%/Xilinx/Vivado/version/Vivado init.tcl
  - For Linux: \$HOME/.Xilinx/Vivado/version/Vivado\_init.tcl
- 3. Vivado User: In a local user directory, for the general Vivado Design Suite:
  - For Windows 7: %APPDATA%/Xilinx/Vivado/Vivado\_init.tcl
  - For Linux: \$HOME/.Xilinx/Vivado/Vivado init.tcl

#### Where:

installdir is the installation directory where the Vivado Design Suite is installed.

If Vivado\_init.tcl exists, in one or all of these locations, the Vivado tool sources this file, in the order described above.

- The Vivado\_init.tcl file in the installation directory allows a company or design group to support a common initialization script for all users. Anyone starting the Vivado tool from that installation location sources the enterprise Vivado init.tcll script.
- A user's <code>Vivado\_init.tcl</code> file in the home directory allows each user to specify additional commands, or to override commands from the software installation to meet their specific design requirements.
- No Vivado\_init.tcl file is provided with the Vivado Design Suite installation. You must create the Vivado\_init.tcl file and place it in either the installation directory, or your home directory, as discussed to meet your specific needs.



**TIP:** Other tools in the Vivado Design Suite also support initialization scripts in the following form: tool\_init.tcl, where tool can include Vivado, vivado\_lab, xsim, and xelab.

The <code>Vivado\_init.tcl</code> file is a standard Tcl command file that can contain any valid Tcl command supported by the Vivado tool. You can also source another Tcl script file from within <code>Vivado init.tcl</code> by adding the following statement:

source path to file/file name.tcl

**NOTE:** You can also specify the -init option when launching the Vivado Design Suite from the command line. Type vivado -help for more information.

#### Sourcing a Tcl Script

A Tcl script can be sourced from either one of the command-line options or from the GUI. Within the Vivado Integrated Design Environment (IDE) you can source a Tcl script from Tools > Run Tcl Script.





You can source a Tcl script from a Tcl command-line option:

source file\_name

When you invoke a Tcl script from the Vivado IDE, a progress bar is displayed and all operations in the IDE are blocked until the scripts completes.

There is no way to interrupt script execution during run time; consequently, standard OS methods of killing a process must be used to force interruption of the tool. If the process is killed, you lose any work done since your last save.

Typing help source in the Tcl console will provide additional information regarding the source command.

#### Using Tcl.pre and Tcl.post Hook Scripts

Tcl Hook scripts allow you to run custom Tcl scripts prior to (tcl.pre) and after (tcl.post) synthesis and implementation design runs, or any of the implementation steps. Whenever you launch a run, the Vivado tool uses a predefined Tcl script which executes a design flow based on the selected strategy. Tcl Hook scripts let you customize the standard flow, with pre-processors or post-processors, such as for generating custom reports. The Tcl Hook script must be a standard Tcl script.

Every step in the design flow has a pre- and post-hook capability. Common examples are:

- Custom reports: timing, power, utilization, or any user-defined tcl report.
- Temporary parameters for workarounds.
- Over-constraining timing constraints for portions of the flow.
- Multiple iterations of stages (e.g. multiple calls to phys\_opt\_design).
- Modifications to netlist, constraint, or device programming.



get\_property DIRECTORY [current\_project] get\_property DIRECTORY [current\_run]

For more information on defining Tcl Hook scripts, refer to the *Vivado Design Suite User Guide: Using Tcl Scripting (UG894)*.

## **General Tcl Syntax Guidelines**

Tcl uses the Linux file separator (/) convention regardless of which Operating System you are running.

The following subsections describe the general syntax guidelines for using Tcl in the Vivado Design Suite.



## **Using Tcl Eval**

When executing Tcl commands, you can use variable substitution to replace some of the command line arguments accepted or required by the Tcl command. However, you must use the Tcl eval command to evaluate the command line with the Tcl variable as part of the command.

For instance, the help command can take the <code>-category</code> argument, with one of a number of command categories as options:

```
help -category ipflow
```

You can define a variable to hold the command category:

```
set cat "ipflow"
```

#### Where:

- set is the Tcl keyword that defines the variable.
- cat is the name of the variable being defined.
- "ipflow" is the value assigned to the variable.

You can then evaluate the variable in the context of the Tcl command:

```
eval help -category $cat

or,
set cat "category ipflow" eval help $cat

You can also use braces {} in place of quotation marks "" to achieve the same result:
```

```
set runblocksOptDesignOpts { -sweep -retarget -propconst -remap }
eval opt_design $runblocksOptDesignOpts
```

Typing help eval in the Tcl console will provide additional information regarding the eval command.

## **Using Special Characters**

Some commands take arguments that contain characters that have special meaning to Tcl. Those arguments must be surrounded with curly braces {} to avoid unintended processing by Tcl. The most common cases are as follows.

**Bus Indexes** - Because square brackets [] have special meaning to Tcl, an indexed (bit- or part-selected) bus using the square bracket notation must be surrounded with curly braces. For example, when adding index 4 of a bus to the Vivado Common Waveform Viewer window using the square bracket notation, you must write the command as:

```
add wave {bus[4]}
```

Parentheses can also be used for indexing a bus, and because parentheses have no special meaning to Tcl, the command can be written without curly braces. For example:

```
add wave bus (4)
```





**Verilog Escaped Identifiers** - Verilog identifiers containing characters or keywords that are reserved by Verilog need to be "escaped" both in the Verilog source code and on the simulator command line by prefixing the identifier with a backslash "\" and appending a space. Additionally, on the Tcl command line the escaped identifier must be surrounded with curly braces.

**NOTE:** If an identifier already includes a curly brace, then the technique of surrounding the identifier with curly braces does not work, because Tcl interprets curly braces as reserved characters even nested within curly braces. Instead, you must use the technique described below, in **VHDL Extended Identifiers**.

For example, to add a wire named "my wire" to the Vivado Common Waveform Viewer window, you must write the command as:

```
add wave {\my wire }
```

**NOTE:** Be sure to append a space after the final character, and before the closing brace.

Verilog allows any identifier to be escaped. However, on the Tcl command line do not escape identifiers that are not required to be escaped. For example, to add a wire named "w" to the Vivado Common Waveform Viewer window, the Vivado simulator would not accept:

```
add wave {\w }
```

as a valid command, since this identifier (the wire name "w") does not required to be escaped. The command must be written as:

```
add wave w
```

VHDL Extended Identifiers - VHDL extended identifiers contain backslashes, "\", which are reserved characters in Tcl. Because Tcl interprets a backslash next to a close curly brace \} as being a close curly brace character, VHDL extended identifiers cannot be written with curly braces. Instead, the curly braces must be absent and each special character to Tcl must be prefixed with a backslash. For example, to add the signal \my sig\ to the Wave window, you must write the command as:

```
add wave \\my\ sig\\
```

**NOTE:** Both the backslashes that are part of the extended identifier, and the space inside the identifier are prefixed with a backslash.

## **General Syntax Structure**

The general structure of Vivado Design Suite Tcl commands is:

```
command [optional parameters] required parameters
```

Command syntax is of the verb-noun and verb-adjective-noun structure separated by the underscore ("\_") character.

Commands are grouped together with common prefixes when they are related.

- Commands that guery things are generally prefixed with get\_.
- Commands that set a value or a parameter are prefixed with set.
- Commands that generate reports are prefixed with report\_.

The commands are exposed in the global namespace. Commands are "flattened," meaning there are no "sub-commands" for a command.





## **Example Syntax**

The following example shows the return format on the get cells -help command:

```
get cells
Description:
Get a list of cells in the current design
Syntax:
get cells [-hsc <arg>] [-hierarchical] [-regexp] [-nocase] [-filter <arg>]
            [-of objects <args>] [-match style <arg>] [-quiet] [-verbose]
             [<patterns>]
Returns:
list of cell objects
Usage:
  Name
                    Description
  _____
            Hieraron,
Default: /
  [-hsc]
                    Hierarchy separator
  [-hierarchical] Search level-by-level in current instance
  [-regexp] Patterns are full regular expressions
[-nocase] Perform case-insensitive matching (valid only when -regexp
                    specified)
  [-filter] Filter list with expression
[-of_objects] Get cells of these pins, timing paths, nets, bels, sites
                    or drc violations
  [-match_style] Style of pattern matching
                    Default: sdc
                    Values: ucf, sdc
  [-quiet] Ignore command errors
[-verbose] Suspend message limits during command execution
[<patterns>] Match cell names against patterns
                     Default: *
Categories:
SDC, XDC, Object
```

#### **Unknown Commands**

Tcl contains a list of built-in commands that are generally supported by the language, Vivado tool specific commands which are exposed to the Tcl interpreter, and user-defined procedures.

Commands that do not match any of these known commands are sent to the OS for execution in the shell from the exec command. This lets users execute shell commands that might be OS-specific. If there is no shell command, then an error message is issued to indicate that no command was found.

#### **Return Codes**

Some Tcl commands are expected to provide a return value, such as a list or collection of objects on which to operate. Other commands perform an action but do not necessarily return a value that can be used directly by the user. Some tools that integrate Tcl interfaces return a 0 or a 1 to indicate success or error conditions when the command is run.



To properly handle errors in Tcl commands or scripts, you should use the Tcl built-in command catch. Generally, the catch command and the presence of numbered info, warning, or error messages should be relied upon to assess issues in Tcl scripted flows.

Vivado tool Tcl commands return either TCL\_OK or TCL\_ERROR upon completion. In addition, the Vivado Design Suite sets the global variable \$ERRORINFO through standard Tcl mechanisms.

To take advantage of the \$ERRORINFO variable, use the following line to report the variable after an error occurs in the Tcl console:

```
puts $ERRORINFO
```

This reports specific information to the standard display about the error. For example, the following code example shows a Tcl script (procs.tcl) being sourced, and a user-defined procedure (loads) being run. There are a few transcript messages, and then an error is encountered at line 5.

```
Line 1: Vivado % source procs.tcl
Line 2: Vivado% loads
Line 3: Found 180 driving FFs
Line 4: Processing pin a_reg_reg[1]/Q...
Line 5: ERROR: [HD-Tcl 53] Cannot specify '-patterns' with '-of_objects'.
Line 6: Vivado% puts $errorInfo
Line 7: ERROR: [HD-Tcl 53] Cannot specify '-patterns' with '-of_objects'.

While executing "get_ports -of objects $pin" (procedure "my_report" line 6) invoked from within procs.tcl
```

You can add puts \$ERRORINFO into catch clauses in your Tcl script files to report the details of an error when it is caught, or use the command interactively in the Tcl console immediately after an error is encountered to get the specific details of the error.

In the example code above, typing the puts \$ERRORINFO command in line 6, reports detailed information about the command and its failure in line 7.

## First Class Tcl Objects and Relationships

The Tcl commands in the Vivado Design Suite provide direct access to the object models for netlist, devices, and projects. These are Vivado first-class objects, which means they are more than just a string representation, and they can be operated on and queried. There are a few exceptions to this rule, but generally "things" can be queried as objects, and these objects have properties that can be queried and they have relationships that allow you to get to other objects.

## **Object Types and Definitions**

There are many object types in the Vivado Design Suite; this chapter provides definitions and explanations of the basic types. The most basic and important object types are associated with entities in a design netlist, and these types are listed in the following subsections:

#### Cell

A cell is an instance, either primitive or hierarchical inside a netlist. Examples of cells include flip-flops, LUTs, I/O buffers, RAM and DSPs, as well as hierarchical instances which are wrappers for other groups of cells.





#### Pin

A pin is a point of logical connectivity on a cell. A pin allows the internals of a cell to be abstracted away and simplified for easier use, and can either be on hierarchical or primitive cells. Examples of pins include clock, data, reset, and output pins of a flop.

#### Port

A port is a special type of hierarchical pin, a pin on the top level netlist object, module or entity. Ports are normally attached to I/O pads and connect externally to the FPGA device.

#### Net

A net is a wire or list of wires that eventually be physically connected directly together. Nets can be hierarchical or flat, but always sorts a list of pins together.

#### Clock

A clock is a periodic signal that propagates to sequential logic within a design. Clocks can be primary clock domains or generated by clock primitives such as a DCM, PLL, or MMCM. A clock is the rough equivalent to a TIMESPEC PERIOD constraint in UCF and forms the basis of static timing analysis algorithms.

## **Querying Objects**

All first class objects can be queried by a get\_ Tcl command that generally has the following syntax:

```
get object type pattern
```

Where pattern is a search pattern, which includes if applicable a hierarchy separator to get a fully qualified name. Objects are generally queried by a string pattern match applied at each level of the hierarchy, and the search pattern also supports wildcard style search patterns to make it easier to find objects, for example:

```
get cells */inst 1
```

This command searches for a cell named inst\_1 within the first level of hierarchy under the top-level of hierarchy. To recursively search for a pattern at every level of hierarchy, use the following syntax:

```
get cells -hierarchical inst 1
```

This command searches every level of hierarchy for any instances that match inst\_1.

For complete coverage of the command syntax, see the specific online help for the individual command:

- help get cells
- get cells -help

#### **Object Properties**

Objects have properties that can be queried. Property names are unique for any given object type. To query a specific property for an object, the following command is provided:

```
get property property name object
```

For example, the lib\_cell property on cell objects tells you what UniSim component a given instance is mapped to:

```
get property lib cell [get cell inst 1]
```



To discover all of the available properties for a given object type, use the <code>report\_property</code> command:

```
report property [get cells inst 1]
```

The following table shows the properties returned for a specific object.

Кеу	Value	Туре
bel	OLOGICE1.OUTFF	string
class	cell	string
iob	TRUE	string
is_blackbox	0	bool
is_fixed	0	bool
is_partition	0	bool
is_primitive	1	bool
is_reconfigurable	0	bool
is_sequential	1	bool
lib_cell	FD	string
loc	OLOGIC_X1Y27	string
name	error	string
primitive_group	FD_LD	string
primitive_subgroup	flop	string
site	OLOGIC_X1Y27	string
type	FD & LD	string
XSTLIB	1	bool

Some properties are read-only and some are user-settable. Properties that map to attributes that can be annotated in UCF or in HDL are generally user-settable through Tcl with the set\_property command:

```
set property loc OLOGIC X1Y27 [get cell inst 1]
```

## **Filtering Based on Properties**

The object query get\_\* commands have a common option to filter the query based on any property value attached to the object. This is a powerful capability for the object query commands. For example, to query all cells of primitive type FD do the following:

```
get cells * -hierarchical -filter "lib cell == FD"
```

To do more elaborate string filtering, utilize the =~ operator to do string pattern matching. For example, to query all flip-flop types in the design, do the following:

```
get cells * -hierarchical -filter "lib cell =~ FD*"
```



Multiple filter properties can be combined with other property filters with logical OR (||) and AND (&&) operators to make very powerful searches. To query every cell in the design that if of any flop type and has a placed location constraint:

```
get cells * -hierarchical -filter {lib cell =~ FD* && loc != ""}
```

**NOTE:** In the example, the filter option value was wrapped with curly braces {} instead of double quotes. This is normal Tcl syntax that prevents command substitution by the interpreter and allows users to pass the empty string ("") to the loc property.

#### **Handling Lists of Objects**

Commands that return more than one object, such as <code>get\_cells</code> or <code>get\_sites</code>, return a collection in the Vivado tool that looks and behaves like a native Tcl list. This feature allows performance gains when handling large lists of Tcl objects without the need to use special commands like the foreach\_in\_collection command. In the Vivado Design Suite collections can be processed like Tcl lists using built-in commands such as lsort, lsearch, and foreach.

Typically, when you run a <code>get\_\*</code> command, the returned results are echoed to the console and to the log file as a Tcl string, rather than as a list due to a feature of Tcl called "shimmering". Internally, Tcl can store a variable or value both as a string and as a faster native object such as a float or a list object. In Tcl, shimmering occurs when the representation of the object or value changes from the list object to the string object, or from string to list. A list of Vivado objects is returned by the <code>get\_\*</code> command, but the shimmered string representation is written to the log file and Tcl console.

However, to improve performance and prevent overloading memory buffers, the Vivado Design Suite limits and truncates the shimmered string to a default character length defined by the tcl.collectionResultDisplayLimit parameter, which has a default value of 500. Commands that can return a significant number of objects, such as get\_cells or get\_sites, will truncate the returned string, ending it with an ellipsis ('...'). You can use the set\_param command to change the tcl.collectionResultDisplayLimit parameter value to return more or fewer results.



**CAUTION!** The combination of shimmering and the tcl.collectionResultDisplayLimit parameter prevents the use of in and ni list operators in the Vivado Design Suite. Since a string shimmered from the list may be truncated, the in and ni operators cannot effectively determine if a specified object is in, or not-in, a list of objects. You should use list commands such as lsearch and lsort instead of in or ni.

```
if {[lsearch -exact [get cells *] $cellName] != -1} {...}
```

You can capture the complete list returned by the get\_\* command by assigning the results to a Tcl variable:

```
set allSites [get_sites]
```



The actual list in the variable assignment includes the complete result set, and is not truncated by the tcl.collectionResultDisplayLimit parameter. An example of this is seen in hierarchically querying all the cells in a design:

```
%set allCells [get_cells -hierarchical]
DataIn_pad_0_i_IBUF[0]_inst DataIn_pad_0_i_IBUF[1]_inst \
DataIn_pad_0_i_IBUF[2]_inst DataIn_pad_0_i_IBUF[3]_inst \
DataIn_pad_0_i_IBUF[4]_inst ...
%llength $allCells
42244
%lindex $allCells end
wbArbEngine/s4/next reg
```

In the preceding example, the result of the hierarchical <code>get\_cells</code> command was assigned to the <code>\$allCells</code> variable. In appearance, the results are truncated. However, a check of the length of the list reports more than forty thousand cell objects, and the last index in the list returns an actual object, and not an ellipsis.



**TIP:** If necessary, you can also use the join command, to join the list of objects returned by the get \* Tcl command, with a newline (\n), tab (\t), or a space (" "), to display the un-truncated list of objects:

```
join [get_parts] " "
```


## **Object Relationships**

Related objects can be queried using the -of option to the relevant get\_\* command. For example, to get a list of pins connected to a cell object, do the following:

```
get pins -of [get cells inst 1]
```



The following image shows object types in the Vivado tool and their relationships, where an arrow from one object to another object indicates that you can use the <code>-of</code> option to the <code>get\_\*</code> command to traverse logical connectivity and get Tcl references to any connected object. For more information on first class objects and their relationships, refer to the *Vivado Design Suite Properties Reference Guide (UG912)*.



# Errors, Warnings, Critical Warnings, and Info Messages

Messages that result from individual commands appear in the log file as well as in the GUI console if it is active. These messages are generally numbered to identify specific issues and are prefixed in the log file with "INFO", "WARNING", "CRITICAL\_Warning", "ERROR" followed by a subsystem identifier and a unique number.



The following example shows an INFO message that appears after reading the timing library.

INFO: [HD-LIB 1] Done reading timing library

These messages make it easier to search for specific issues in the log file to help to understand the context of operations during command execution.

Generally, when an error occurs in a Tcl command sourced from a Tcl script, further execution of subsequent commands is halted. This is to prevent unrecoverable error conditions. There are Tcl built-ins that allow users to intercept these error conditions, and to choose to continue. Consult any Tcl reference for the catch command for a description of how to handle errors using general Tcl mechanisms.





# Tcl Commands Listed by Category

## **Categories**

- Bitgen
- Board
- CreatePeripheral
- DRC
- Debug
- FileIO
- Floorplan
- GUIControl
- Hardware
- IPFlow
- IPIntegrator
- Memory
- Methodology
- Netlist
- Object
- Partition
- PinPlanning
- Power
- Project
- PropertyAndParameter
- Report
- SDC
- Simulation
- SysGen
- Tcl
- Timing
- ToolLaunch
- Tools
- Waveform
- XDC



- XPS
- projutils
- simulation
- synthesis
- user-written
- xilinxtclstore

# Bitgen:

calc\_config\_time

### **Board:**

- apply\_board\_connection
- current\_board
- current\_board\_part
- get\_board\_bus\_nets
- get\_board\_buses
- get\_board\_component\_interfaces
- get\_board\_component\_modes
- get\_board\_component\_pins
- get\_board\_components
- get\_board\_interface\_ports
- get\_board\_ip\_preferences
- get\_board\_jumpers
- get\_board\_parameters
- get\_board\_part\_interfaces
- get\_board\_part\_pins
- get\_board\_parts
- get\_boards

# **CreatePeripheral:**

- add\_peripheral\_interface
- create\_peripheral
- generate\_peripheral
- write\_peripheral





### **DRC**:

- add\_drc\_checks
- create\_drc\_check
- create\_drc\_ruledeck
- create\_drc\_violation
- delete\_drc\_check
- delete\_drc\_ruledeck
- get\_drc\_checks
- get\_drc\_ruledecks
- get\_drc\_violations
- remove\_drc\_checks
- report\_drc
- reset\_drc
- reset\_drc\_check

# Debug:

- apply\_hw\_ila\_trigger
- connect\_debug\_port
- create\_debug\_core
- create\_debug\_port
- delete\_debug\_core
- delete\_debug\_port
- disconnect\_debug\_port
- get\_debug\_cores
- get\_debug\_ports
- implement\_debug\_core
- report\_debug\_core
- write\_debug\_probes

## FileIO:

- auto\_detect\_xpm
- config\_webtalk
- decrypt\_bitstream
- encrypt



- generate\_mem\_files
- infer\_diff\_pairs
- pr\_verify
- read\_bd
- read\_checkpoint
- read\_csv
- read\_edif
- read\_ip
- read\_mem
- read\_saif
- read\_schematic
- read\_twx
- read\_verilog
- read\_vhdl
- read\_xdc
- write\_bd\_layout
- write\_bitstream
- write\_bmm
- write\_bsdl
- write\_cfgmem
- write\_checkpoint
- write\_csv
- write\_debug\_probes
- write\_edif
- write\_ibis
- write\_inferred\_xdc
- write\_mem\_info
- write\_schematic
- write\_sdf
- write\_verilog
- write\_vhdl
- write\_xdc



# Floorplan:

- add\_cells\_to\_pblock
- create\_pblock
- delete\_pblocks
- delete\_rpm
- get\_pblocks
- place\_cell
- place\_pblocks
- remove\_cells\_from\_pblock
- resize\_pblock
- swap\_locs
- unplace\_cell

## **GUIControl:**

- endgroup
- get\_highlighted\_objects
- get\_marked\_objects
- get\_selected\_objects
- highlight\_objects
- mark\_objects
- redo
- select\_objects
- show\_objects
- show\_schematic
- start\_gui
- startgroup
- stop\_gui
- undo
- unhighlight\_objects
- unmark\_objects
- unselect\_objects

## Hardware:

add\_hw\_probe\_enum



- boot\_hw\_device
- close\_hw
- close\_hw\_target
- commit\_hw\_mig
- commit\_hw\_sio
- commit\_hw\_sysmon
- commit\_hw\_vio
- config\_hw\_sio\_gts
- connect\_hw\_server
- create\_hw\_axi\_txn
- create\_hw\_bitstream
- create\_hw\_cfgmem
- create\_hw\_device
- create\_hw\_probe
- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- create\_hw\_target
- current\_hw\_cfgmem
- current\_hw\_device
- current\_hw\_ila
- current\_hw\_ila\_data
- current hw server
- current\_hw\_target
- delete\_hw\_axi\_txn
- delete\_hw\_bitstream
- delete\_hw\_cfgmem
- delete\_hw\_probe
- delete\_hw\_target
- detect\_hw\_sio\_links
- disconnect\_hw\_server
- display\_hw\_ila\_data
- display\_hw\_sio\_scan
- execute\_hw\_svf
- get\_cfgmem\_parts
- get\_hw\_axi\_txns
- get\_hw\_axis
- get\_hw\_cfgmems
- get\_hw\_devices



- get\_hw\_ila\_datas
- get\_hw\_ilas
- get\_hw\_migs
- get\_hw\_probes
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gtgroups
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_linkgroups
- get\_hw\_sio\_links
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_sio\_scans
- get\_hw\_sio\_sweeps
- get\_hw\_sio\_txs
- get\_hw\_sysmon\_reg
- get\_hw\_sysmons
- get\_hw\_targets
- get\_hw\_vios
- list\_hw\_samples
- open\_hw
- open\_hw\_target
- program\_hw\_cfgmem
- program\_hw\_devices
- read\_hw\_ila\_data
- read\_hw\_sio\_scan
- read\_hw\_sio\_sweep
- readback\_hw\_cfgmem
- readback\_hw\_device
- refresh\_hw\_axi
- refresh\_hw\_device
- refresh\_hw\_mig
- refresh\_hw\_server
- refresh\_hw\_sio
- refresh\_hw\_sysmon
- refresh\_hw\_target
- refresh\_hw\_vio
- remove\_hw\_probe\_enum
- remove\_hw\_sio\_link



- remove\_hw\_sio\_linkgroup
- remove\_hw\_sio\_scan
- remove\_hw\_sio\_sweep
- report\_hw\_axi\_txn
- report\_hw\_mig
- report\_hw\_targets
- reset\_hw\_axi
- reset\_hw\_ila
- reset\_hw\_vio\_activity
- reset\_hw\_vio\_outputs
- run\_hw\_axi
- run\_hw\_ila
- run\_hw\_sio\_scan
- run\_hw\_sio\_sweep
- run\_state\_hw\_jtag
- runtest\_hw\_jtag
- scan\_dr\_hw\_jtag
- scan\_ir\_hw\_jtag
- set\_hw\_sysmon\_reg
- stop\_hw\_sio\_scan
- stop\_hw\_sio\_sweep
- update\_smartcable
- upload\_hw\_ila\_data
- verify\_hw\_devices
- wait\_on\_hw\_ila
- wait\_on\_hw\_sio\_scan
- wait\_on\_hw\_sio\_sweep
- write\_hw\_ila\_data
- write\_hw\_sio\_scan
- write\_hw\_sio\_sweep
- write\_hw\_svf



## **IPFlow:**

- add\_peripheral\_interface
- compile\_c
- config\_ip\_cache
- convert\_ips
- copy\_ip
- create\_ip
- create\_ip\_run
- create\_peripheral
- delete\_ip\_run
- extract\_files
- generate\_peripheral
- generate\_target
- get\_ip\_upgrade\_results
- get\_ipdefs
- get\_ips
- import\_ip
- open\_example\_project
- read\_ip
- report\_ip\_status
- reset\_target
- synth\_ip
- update\_ip\_catalog
- update\_module\_reference
- upgrade\_ip
- validate\_ip
- write\_peripheral

## **IPIntegrator:**

- apply\_bd\_automation
- apply\_board\_connection
- assign\_bd\_address
- close\_bd\_design
- compile\_c
- connect\_bd\_intf\_net
- connect\_bd\_net



- copy\_bd\_objs
- create\_bd\_addr\_seg
- create\_bd\_cell
- create\_bd\_design
- create\_bd\_intf\_net
- create\_bd\_intf\_pin
- create\_bd\_intf\_port
- create\_bd\_net
- create\_bd\_pin
- create\_bd\_port
- current\_bd\_design
- current\_bd\_instance
- delete\_bd\_objs
- disconnect\_bd\_intf\_net
- disconnect\_bd\_net
- exclude\_bd\_addr\_seg
- find\_bd\_objs
- generate\_target
- get\_bd\_addr\_segs
- get\_bd\_addr\_spaces
- get\_bd\_cells
- get\_bd\_designs
- get\_bd\_intf\_nets
- get\_bd\_intf\_pins
- get\_bd\_intf\_ports
- get\_bd\_nets
- get\_bd\_pins
- get\_bd\_ports
- get\_example\_designs
- get\_template\_bd\_designs
- group\_bd\_cells
- include\_bd\_addr\_seg
- instantiate\_example\_design
- instantiate\_template\_bd\_design
- make\_bd\_intf\_pins\_external
- make\_bd\_pins\_external
- move\_bd\_cells
- open\_bd\_design
- read bd
- regenerate\_bd\_layout



- replace\_bd\_cell
- save\_bd\_design
- ungroup\_bd\_cells
- upgrade\_bd\_cells
- validate\_bd\_design
- write\_bd\_tcl

## **Memory:**

implement\_mig\_cores

# Methodology:

- get\_methodology\_checks
- get\_methodology\_violations
- report\_methodology

## **Netlist:**

- connect\_net
- create\_cell
- create\_net
- create\_pin
- disconnect\_net
- get\_net\_delays
- remove\_cell
- remove\_net
- remove\_pin
- rename\_cell
- rename\_net
- rename\_pin
- rename\_port
- rename\_ref
- resize\_net\_bus
- resize\_pin\_bus
- tie\_unused\_pins



## **Object:**

- add\_drc\_checks
- apply\_board\_connection
- config\_ip\_cache
- create\_drc\_check
- create\_drc\_ruledeck
- create\_partition\_def
- create\_pr\_configuration
- create\_reconfig\_module
- current\_board
- current\_board\_part
- current\_pr\_configuration
- delete\_drc\_check
- delete\_drc\_ruledeck
- delete\_hw\_bitstream
- filter
- find\_routing\_path
- get\_bel\_pins
- get\_bels
- get\_board\_bus\_nets
- get\_board\_buses
- get\_board\_component\_interfaces
- get\_board\_component\_modes
- get\_board\_component\_pins
- get\_board\_components
- get\_board\_interface\_ports
- get\_board\_ip\_preferences
- get\_board\_jumpers
- get\_board\_parameters
- get\_board\_part\_interfaces
- get\_board\_part\_pins
- get\_board\_parts
- get\_boards
- get\_cells
- get\_cfgmem\_parts
- get\_clock\_regions
- get\_clocks
- get\_debug\_cores



- get\_debug\_ports
- get\_designs
- get\_drc\_checks
- get\_drc\_ruledecks
- get\_drc\_violations
- get\_files
- get\_filesets
- get\_generated\_clocks
- get\_highlighted\_objects
- get\_hw\_axi\_txns
- get\_hw\_axis
- get\_hw\_cfgmems
- get\_hw\_devices
- get\_hw\_ila\_datas
- get\_hw\_ilas
- get\_hw\_migs
- get\_hw\_probes
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gtgroups
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_linkgroups
- get\_hw\_sio\_links
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_sio\_scans
- get\_hw\_sio\_sweeps
- get\_hw\_sio\_txs
- get\_hw\_sysmons
- get\_hw\_targets
- get\_hw\_vios
- get\_interfaces
- get\_io\_standards
- get\_iobanks
- get\_ip\_upgrade\_results
- get\_ipdefs
- get\_ips
- get\_lib\_cells
- get\_lib\_pins



- get\_libs
- get\_macros
- get\_marked\_objects
- get\_methodology\_checks
- get\_methodology\_violations
- get\_net\_delays
- get\_nets
- get\_nodes
- get\_package\_pins
- get\_partition\_defs
- get\_parts
- get\_path\_groups
- get\_pblocks
- get\_pins
- get\_pips
- get\_pkgpin\_bytegroups
- get\_pkgpin\_nibbles
- get\_ports
- get\_pr\_configurations
- get\_primitives
- get\_projects
- get\_property
- get\_reconfig\_modules
- get\_runs
- get\_selected\_objects
- get\_site\_pins
- get\_site\_pips
- get\_sites
- get\_slrs
- get\_speed\_models
- get\_tiles
- get\_timing\_arcs
- get\_timing\_paths
- get\_wires
- list\_hw\_samples
- list\_property
- list\_property\_value
- remove\_drc\_checks
- report\_property
- reset\_drc\_check



- reset\_property
- run\_state\_hw\_jtag
- runtest\_hw\_jtag
- scan\_dr\_hw\_jtag
- scan\_ir\_hw\_jtag
- set\_property

### **Partition:**

- create\_partition\_def
- create\_pr\_configuration
- create\_reconfig\_module
- current\_pr\_configuration
- delete\_partition\_defs
- delete\_pr\_configurations
- delete\_reconfig\_modules
- get\_partition\_defs
- get\_pr\_configurations
- get\_reconfig\_modules
- setup\_pr\_configurations

# **PinPlanning:**

- create\_interface
- create\_port
- delete\_interface
- make\_diff\_pair\_ports
- place\_ports
- remove\_port
- resize\_port\_bus
- set\_package\_pin\_val
- split\_diff\_pair\_ports



#### **Power:**

- delete\_power\_results
- power\_opt\_design
- read\_saif
- report\_power
- report\_power\_opt
- reset\_operating\_conditions
- reset\_switching\_activity
- set\_operating\_conditions
- set\_power\_opt
- set\_switching\_activity

# **Project:**

- add files
- add\_peripheral\_interface
- apply\_board\_connection
- archive\_project
- auto\_detect\_xpm
- check\_syntax
- close\_design
- close\_project
- compile\_c
- copy\_ip
- create\_fileset
- create\_ip\_run
- create\_peripheral
- create\_project
- create\_run
- create\_xps
- current\_board\_part
- current\_fileset
- current\_project
- current\_run
- delete\_fileset
- delete\_ip\_run
- delete\_runs



- find\_top
- generate\_peripheral
- generate\_target
- get\_board\_parts
- get\_boards
- get\_files
- get\_filesets
- get\_ip\_upgrade\_results
- get\_ips
- get\_projects
- get\_runs
- help
- import\_files
- import\_ip
- import\_synplify
- import\_xise
- import\_xst
- launch\_runs
- list\_targets
- lock\_design
- make\_wrapper
- move\_files
- open\_checkpoint
- open\_example\_project
- open\_io\_design
- open\_project
- open\_run
- refresh\_design
- reimport\_files
- remove\_files
- reorder\_files
- report\_compile\_order
- reset\_project
- reset\_run
- reset\_target
- save\_constraints
- save\_constraints\_as
- save\_project\_as
- set\_part
- set\_speed\_grade



- synth\_ip
- update\_compile\_order
- update\_design
- update\_files
- validate\_dsa
- wait\_on\_run
- write\_hwdef
- write\_peripheral
- write\_sysdef

## **PropertyAndParameter:**

- create\_property
- filter
- get\_param
- get\_property
- list\_param
- list\_property
- list\_property\_value
- report\_param
- report\_property
- reset\_param
- reset\_property
- set\_param
- set\_part
- set\_property

## Report:

- calc\_config\_time
- check\_timing
- create\_drc\_violation
- create\_slack\_histogram
- delete\_clock\_networks\_results
- delete\_timing\_results
- delete\_utilization\_results
- get\_msg\_config
- get\_pplocs





- open\_report
- report\_bus\_skew
- report\_carry\_chains
- report\_cdc
- report\_clock\_interaction
- report\_clock\_networks
- report\_clock\_utilization
- report\_clocks
- report\_config\_timing
- report\_control\_sets
- report\_datasheet
- report\_debug\_core
- report\_design\_analysis
- report\_disable\_timing
- report\_drc
- report\_environment
- report\_exceptions
- report\_high\_fanout\_nets
- report\_hw\_mig
- report\_incremental\_reuse
- report\_io
- report\_methodology
- report\_operating\_conditions
- report\_param
- report\_phys\_opt
- report\_power
- report\_pr\_configuration\_analysis
- report\_property
- report\_pulse\_width
- report\_qor\_suggestions
- report\_ram\_utilization
- report\_route\_status
- report\_sim\_device
- report\_ssn
- report\_switching\_activity
- report\_synchronizer\_mtbf
- report\_timing
- report\_timing\_summary
- report\_transformed\_primitives
- report\_utilization



- reset\_drc
- reset\_msg\_config
- reset\_msg\_count
- reset\_ssn
- reset\_timing
- set\_msg\_config
- version

### SDC:

- all\_clocks
- all\_inputs
- all\_outputs
- all\_registers
- create\_clock
- create\_generated\_clock
- current\_design
- current\_instance
- get\_cells
- get\_clocks
- get\_hierarchy\_separator
- get\_nets
- get\_pins
- get\_ports
- group\_path
- set\_case\_analysis
- set\_clock\_groups
- set\_clock\_latency
- set\_clock\_sense
- set\_clock\_uncertainty
- set\_data\_check
- set\_disable\_timing
- set\_false\_path
- set\_hierarchy\_separator
- set\_input\_delay
- set\_load
- set\_logic\_dc
- set\_logic\_one
- set\_logic\_zero



- set\_max\_delay
- set\_max\_time\_borrow
- set\_min\_delay
- set\_multicycle\_path
- set\_operating\_conditions
- set\_output\_delay
- set\_propagated\_clock
- set\_units

### **Simulation:**

- add\_bp
- add\_condition
- add\_files
- add\_force
- checkpoint\_vcd
- close\_saif
- close\_sim
- close\_vcd
- compile\_simlib
- config\_compile\_simlib
- create\_fileset
- current\_scope
- current\_sim
- current\_time
- current\_vcd
- delete\_fileset
- describe
- export\_ip\_user\_files
- export\_simulation
- flush\_vcd
- generate\_mem\_files
- get\_objects
- get\_scopes
- get\_simulators
- get\_value
- import\_files
- launch\_simulation
- limit\_vcd



- log\_saif
- log\_vcd
- log\_wave
- Itrace
- move\_files
- open\_saif
- open\_vcd
- open\_wave\_database
- ptrace
- read\_saif
- relaunch\_sim
- remove\_bps
- remove\_conditions
- remove\_files
- remove\_forces
- report\_bps
- report\_conditions
- report\_drivers
- report\_objects
- report\_scopes
- report\_simlib\_info
- report\_values
- reset\_simulation
- restart
- run
- set\_value
- setup\_ip\_static\_library
- start\_vcd
- step
- stop
- stop\_vcd
- write\_sdf
- write\_verilog
- write\_vhdl
- xsim



# SysGen:

- create\_sysgen
- make\_wrapper

## Tcl:

- report\_pipeline\_analysis
- update\_clock\_routing

# Timing:

- check\_timing
- config\_design\_analysis
- config\_timing\_analysis
- config\_timing\_corners
- create\_slack\_histogram
- delete\_timing\_results
- get\_net\_delays
- get\_timing\_arcs
- get\_timing\_paths
- report\_bus\_skew
- report\_cdc
- report\_clock\_interaction
- report\_clock\_networks
- report\_clock\_utilization
- report\_clocks
- report\_config\_timing
- report\_datasheet
- report\_design\_analysis
- report\_disable\_timing
- report\_drc
- report\_exceptions
- report\_high\_fanout\_nets
- report\_methodology
- report\_pulse\_width
- report\_qor\_suggestions



- report\_synchronizer\_mtbf
- report\_timing
- report\_timing\_summary
- reset\_timing
- set\_delay\_model
- set\_disable\_timing
- set\_external\_delay
- update\_timing
- write\_inferred\_xdc
- write\_sdf
- write\_xdc

### **ToolLaunch:**

- get\_simulators
- launch\_chipscope\_analyzer
- launch\_impact
- launch\_sdk
- launch\_simulation

### **Tools:**

- iphys\_opt\_design
- link\_design
- list\_features
- load\_features
- opt\_design
- phys\_opt\_design
- place\_design
- read\_iphys\_opt\_tcl
- register\_proc
- report\_pipeline\_analysis
- route\_design
- synth\_design
- unregister\_proc
- update\_clock\_routing
- write\_iphys\_opt\_tcl



### Waveform:

- add\_wave
- add\_wave\_divider
- add\_wave\_group
- add\_wave\_marker
- add\_wave\_virtual\_bus
- close\_wave\_config
- create\_wave\_config
- current\_wave\_config
- get\_wave\_configs
- get\_waves
- move\_wave
- open\_wave\_config
- remove\_wave
- save\_wave\_config
- select\_wave\_objects

### **XDC:**

- add\_cells\_to\_pblock
- all\_clocks
- all\_cpus
- all\_dsps
- all\_fanin
- all\_fanout
- all\_ffs
- all\_hsios
- all\_inputs
- all\_latches
- all\_outputs
- all\_rams
- all\_registers
- connect\_debug\_port
- create\_clock
- create\_debug\_core
- create\_debug\_port
- create\_generated\_clock



- create\_macro
- create\_pblock
- create\_property
- current\_design
- current\_instance
- delete\_macros
- delete\_pblocks
- filter
- get\_bel\_pins
- get\_bels
- get\_cells
- get\_clocks
- get\_debug\_cores
- get\_debug\_ports
- get\_generated\_clocks
- get\_hierarchy\_separator
- get\_iobanks
- get\_macros
- get\_nets
- get\_nodes
- get\_package\_pins
- get\_path\_groups
- get\_pblocks
- get\_pins
- get\_pips
- get\_pkgpin\_bytegroups
- get\_pkgpin\_nibbles
- get\_ports
- get\_property
- get\_site\_pins
- get\_site\_pips
- get\_sites
- get\_slrs
- get\_speed\_models
- get\_tiles
- get\_timing\_arcs
- get\_wires
- group\_path
- make\_diff\_pair\_ports
- remove\_cells\_from\_pblock



- reset\_operating\_conditions
- reset\_switching\_activity
- resize\_pblock
- set\_bus\_skew
- set\_case\_analysis
- set\_clock\_groups
- set\_clock\_latency
- set\_clock\_sense
- set\_clock\_uncertainty
- set\_data\_check
- set\_disable\_timing
- set\_external\_delay
- set\_false\_path
- set\_hierarchy\_separator
- set\_input\_delay
- set\_input\_jitter
- set\_load
- set\_logic\_dc
- set\_logic\_one
- set\_logic\_unconnected
- set\_logic\_zero
- set\_max\_delay
- set\_max\_time\_borrow
- set\_min\_delay
- set\_multicycle\_path
- set\_operating\_conditions
- set\_output\_delay
- set\_package\_pin\_val
- set\_power\_opt
- set\_propagated\_clock
- set\_property
- set\_switching\_activity
- set\_system\_jitter
- set\_units
- update\_macro

### XPS:

get\_board\_parts



# projutils:

- convert\_ngc
- copy\_run
- export\_bd\_synth
- write\_project\_tcl

# simulation:

- add\_bp
- add\_condition
- add\_files
- add\_force
- checkpoint\_vcd
- close\_saif
- close\_sim
- close\_vcd
- compile\_simlib
- config\_compile\_simlib
- create\_fileset
- current\_scope
- current\_sim
- current\_time
- current\_vcd
- delete\_fileset
- describe
- export\_ip\_user\_files
- export\_simulation
- flush\_vcd
- generate\_mem\_files
- get\_objects
- get\_scopes
- get\_simulators
- get\_value
- import\_files
- launch\_simulation
- limit\_vcd
- log\_saif



- log\_vcd
- log\_wave
- Itrace
- move\_files
- open\_saif
- open\_vcd
- open\_wave\_database
- ptrace
- read\_saif
- relaunch\_sim
- remove\_bps
- remove\_conditions
- remove\_files
- remove\_forces
- report\_bps
- report\_conditions
- report\_drivers
- report\_objects
- report\_scopes
- report\_simlib\_info
- report\_values
- reset\_simulation
- restart
- run
- set\_value
- setup\_ip\_static\_library
- start\_vcd
- step
- stop
- stop\_vcd
- write\_sdf
- write\_verilog
- write\_vhdl
- xsim

# synthesis:

export\_bd\_synth





### user-written:

- convert\_ngc
- copy\_run
- export\_bd\_synth
- export\_ip\_user\_files
- export\_simulation
- setup\_ip\_static\_library
- write\_project\_tcl

# xilinxtclstore:

- convert\_ngc
- copy\_run
- export\_bd\_synth
- export\_ip\_user\_files
- export\_simulation
- setup\_ip\_static\_library
- write\_project\_tcl



# Tcl Commands Listed Alphabetically

This chapter contains all SDC and Tcl commands, arranged alphabetically.

## add bp

Add breakpoint at a line of a HDL source.

### **Syntax**

add\_bp [-quiet] [-verbose] <file\_name> <line\_number>

#### Returns

Return a new breakpoint object if there is not already a breakpoint set at the specified file line else returns the existing breakpoint object

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file_name></file_name>	Filename to add the breakpoint
<pre><line_number></line_number></pre>	Line number of the given file to set the breakpoint

### **Categories**

Simulation

### **Description**

The add\_bp command lets you add breakpoints to an HDL source file to pause the current simulation.

A breakpoint is a user-determined stopping point in the source code used for debugging the design. When simulating a design with breakpoints, simulation of the design stops at each breakpoint to let you examine values and verify the design behavior.

You can report breakpoints in the current simulation using the report\_bps command, and remove existing breakpoints using the remove\_bps command.



This command returns a new breakpoint object if there is not already a breakpoint set at the specified file line, or returns an existing breakpoint object if there is already a breakpoint defined for the specified file and line number.



**TIP:** You can capture the returned breakpoint object in a Tcl variable if needed.

The add bp command returns an error if the command fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file name> - (Required) The name of the HDL source file to add a breakpoint to.

<line\_number> - (Required) The line number of the specified <file\_name> to add the breakpoint to.

### **Examples**

The following example adds a the breakpoint to the HDL source file at the specified line number:

add bp C:/Data/ug937/sources/sinegen.vhd 137

- remove\_bps
- report\_bps



# add\_cells\_to\_pblock

Add cells to a Pblock.

### **Syntax**

add\_cells\_to\_pblock [-top] [-add\_primitives] [-clear\_locs] [-quiet]
[-verbose] <pblock> [<cells>...]

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-top]	Add the top level instance; This option can't be used with -cells, or -add_primitives options. You must specify either -cells or -top option.
[-add_primitives]	Assign to the pblock only primitive cells from the specified list of cells.
[-clear_locs]	Clear instance location constraints
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pblock></pblock>	Pblock to add cells to
[ <cells>]</cells>	Cells to add. You can't use this option with -top option. You must specify either -cells or -top option.

### **Categories**

Floorplan, XDC

### **Description**

Adds specified logic instances to a Pblock in an open implemented design. Once cells have been added to a Pblock, you can place the Pblocks onto the fabric of the FPGA using the resize\_pblock command. The resize\_pblock command can also be used to manually move and resize Pblocks.

You can remove instances from the Pblock using the remove cells from pblock command.

### **Arguments**

-top - (Optional) Add the top level instance to create a Pblock for the whole design. You must either specify <cells> or the -top option to add objects to the Pblock.



-add\_primitives - (Optional) Assign all primitives of the specified instances to a Pblock. This lets you select all cells in a hierarchical module, and assign only the leaf-cells of the selected cells to the specified Pblock.

**NOTE:** This option cannot be used with -top.

-clear locs - (Optional) Clear instance location constraints for any cells that are already placed. This allows you to reset the LOC constraint for cells when defining new Pblocks for floorplanning purposes. When this option is not specified, any instances with assigned placement will not be unplaced as they are added to the Pblock.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pblock> - The name assigned to the Pblock.

<cells> - One or more cell objects to add to the specified Pblock.

**NOTE:** If -top is specified, you cannot also specify <cells>.

### **Examples**

The following example creates a Pblock called pb\_cpuEngine, and then adds only the leaf-cells found in the cpuEngine module, clearing placement constraints for placed instances:

```
create_pblock pb_cpuEngine
add_cells_to_pblock pb_cpuEngine [get_cells cpuEngine/*] \
    -add primitives -clear locs
```

- get\_pblocks
- place\_pblocks
- remove\_cells\_from\_pblock
- resize\_pblock



# add\_condition

Conditionally execute Tcl commands.

### **Syntax**

add\_condition [-name <arg>] [-radix <arg>] [-quiet] [-verbose]
<condition expression> <commands>

#### **Returns**

The condition object created

### **Usage**

Name	Description
[-name]	Assign a unique name (label) to a condition. Multiple conditions cannot be assigned the same name. If no name is specified, then a default label named as condition <id> is automatically created</id>
[-radix]	Specifies which radix to use. Allowed values are: default, dec, bin, oct, hex, unsigned, ascii, smag.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><condition_expression></condition_expression></pre>	The condition expression when true executes the given commands
<commands></commands>	Commands to execute upon condition

## **Categories**

Simulation

### **Description**

Add a condition that is evaluated by a specified condition, condition\_expression, and runs a series of simulation Tcl commands when the condition is TRUE.

Conditions can be defined prior to starting the simulation. When a condition is added, the simulator evaluates the condition expression anytime a signal change is detected. When a specified condition expression becomes TRUE, the condition commands are run.

The add\_condition command returns a condition identifier for the added condition, or returns an error if the command fails.



### **Arguments**

-name <arg> - (Optional) Provide a unique name for the condition. If no name is specified, then a default named is automatically created.

-radix <arg> - (Optional) Specifies the radix to use for the value of the condition. Allowed values are: default, dec, bin , oct, hex, unsigned , and ascii.

**NOTE:** The radix dec indicates a signed decimal. Specify the radix unsigned when dealing with unsigned data.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<condition\_expression> - (Required) Specify an expression for the condition. If the
condition evaluates to true, the simulation will run the specified <commands> . Specific
operators that can be used in condition expressions are "equal" (==), and "not-equal" (!=).
Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions
can be joined by AND and OR (&& and ||).

<commands> - (Required) Specify the Tcl commands or Tcl procedure to run when the
<condition\_expression> is true. This command is surrounded by {} (braces). The
command can include standard Tcl commands and simulation Tcl commands, except run,
restart, and step. Tcl variables used in the condition expression are surrounded by quotes
"" instead of {} so variable substitution can be performed. Refer to the Vivado Design Suite User
Guide: Using Tcl Scripting (UG894) for more information on variable substitution.

### **Examples**

The following example defines a condition named resetLow, that becomes true when the reset signal is low, and then puts a message to the standard output, and stops the current simulation:

```
add_condition -name resetLow {/testbench/reset == 0 } {
puts "Condition Reset was encountered at [current_time]. Stopping simulation."
stop }
```

This next example defines a Tcl procedure, called myProc, that uses the add\_force command to define clk and reset signal values, and print a standard message when it completes. A condition is then added that calls myProc when reset is low:

```
proc myProc {} {
  add_force clk {0 1} { 1 2} -repeat_every 4 -cancel_after 500
  add_force reset 1
  run 10 ns
  remove_force force2
  puts "Reached end of myProc"
}
add condition -radix unsigned /top/reset==0 myproc
```



- add\_force
- stop



# add\_drc\_checks

Add DRC rule check objects to a rule deck.

### **Syntax**

```
add_drc_checks [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
-ruledeck <arg> [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Drc\_check

### **Usage**

Name	Description
[-of_objects]	Get 'rule_check' objects of these types: 'drc_ruledeck'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
-ruledeck	DRC rule deck to modify
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'rule_check' objects against patterns. Default: *

### **Categories**

DRC, Object

### **Description**

Add design rule checks to the specified drc\_ruledeck object.

A rule deck is a collection of design rule checks grouped for convenience, to be run with the report\_drc command at different stages of the Xilinx design flow, such as during I/O planning or placement. The tool comes with a set of factory defined rule decks, but you can also create new user-defined rule decks with the create\_drc\_ruledeck command.

Use the  $get\_drc\_ruledecks$  command to return a list of the currently defined rule decks available for use in the  $report\_drc$  command.

You can add standard factory defined rule checks to the rule deck, or add user-defined rule checks that were created using the <code>create\_drc\_check</code> command. Use the <code>get\_drc\_checks</code> command to get a list of checks that can be added to a rule deck.



Checks can also be removed from a rule deck using the remove drc checks command.

**NOTE:** To temporarily disable a specific DRC rule, use the <code>set\_property</code> command to set the <code>IS\_ENABLED</code> property for the rule to false. This will disable the rule from being run in <code>report\_drc</code>, without having to remove the rule from the rule deck. Use <code>reset\_drc\_check</code> to restore the rule to its default setting.

This command returns the list of design rule checks that were added to the rule deck.

### **Arguments**

-of\_objects <arg> - (Optional) Add the rule checks of the specified drc\_ruledeck object to the specified rule deck. This has the effect of copying the rules from one rule deck into another.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by the search pattern, based on specified property values. You can find the properties on an object with the report\_property or list property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-ruledeck <arg> - (Required) The name of the rule deck to add the specified design rule checks to.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Add the design rule checks that match the specified patterns to the
rule deck. The default pattern is the wildcard '\*' which adds all rule checks to the specified
rule deck. More than one pattern can be specified to find multiple rule checks based on
different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example adds the rule checks matching the specified search pattern to the project\_rules rule deck:

```
add drc checks -ruledeck project rules {*DCI* *BUF*}
```

The following example creates a new rule deck called placer+, copies all of the rule checks from the placer\_checks rule deck into the placer+ rule deck, then adds some additional checks:

```
create_drc_ruledeck placer+
add_drc_checks -of_objects [get_drc_ruledecks placer_checks] \
    -ruledeck placer+
add_drc_checks -ruledeck placer+ *IO*
```

The following example adds only the rule checks with a severity of Warning to the rule deck:

```
add drc checks -filter {SEVERITY == Warning} -ruledeck warn only
```

- create\_drc\_check
- create\_drc\_ruledeck
- get\_drc\_checks
- get\_drc\_ruledecks
- list\_property
- remove\_drc\_checks
- report\_drc
- report\_property
- · reset drc check
- set\_property



# add\_files

Add sources to the active fileset.

### **Syntax**

```
add_files [-fileset <arg>] [-of_objects <args>] [-norecurse] [-copy_to
<arg>] [-force] [-scan_for_includes] [-quiet] [-verbose] [<files>...]
```

#### **Returns**

List of file objects that were added

### **Usage**

Name	Description
[-fileset]	Fileset name
[-of_objects]	Filesets or sub-designs or RMs to add the files to
[-norecurse]	Do not recursively search in specified directories
[-copy_to]	Copy the file to the specified directory before adding it to project
[-force]	Overwrite the existing file when -copy_to is used
[-scan_for_includes]	Scan and add any included files found in the fileset's RTL sources
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <files>]</files>	Name of the files and/or directories to add. Must be specified if -scan_for_includes is not used.

### **Categories**

Project, Simulation

### **Description**

Adds one or more source files, or the source file contents of one or more directories, to the specified fileset in the current project. Valid source files include HDL sources (VHDL, Verilog, SystemVerilog, and related header files), netlist sources (DCP, EDIF, and NGC), and memory interface files (BMM, MIF, MEM, ELF).

IP and Block Design sources are not added through the  $add\_files$  command. These are compound files that are supported by separate commands such as  $import\_ip$ ,  $read\_bd$ , and  $read\_ip$ .



For every file added to a project the Vivado Design Suite attempts to store and maintain both a relative path and an absolute path to the file or directory. When a project is opened, these paths are used to locate the files and directories. By default the Vivado Design Suite applies a Relative First approach to resolving paths, searching the relative path first, then the absolute path. You can use the PATH\_MODE property to change how the Vivado tool resolves file paths or properties for specific objects. For more information, see the *Vivado Design Suite Properties Reference Guide (UG912)* .



**IMPORTANT:** Adding multiple files one at a time can cause noticeable performance degradation. It is more efficient to use a single add files command to import a list of files:

add files {file1 file2 file3 ... fileN}

The Vivado tool does not read the contents of a file automatically when the file is added to the project with add\_files, but rather reads the file contents when they are needed. For instance, a constraints file is not read when added to the design until needed by synthesis, timing, or implementation. To read the file at the time of adding it to the design, use the read xxx command instead.



**TIP:** When running the Vivado tool in Non-Project mode, in which there is no project file to maintain and manage the various project source files, you should use the read\_xxx commands to read the contents of source files into the in-memory design. Refer to the Vivado Design Suite User Guide: Design Flows Overview (UG892) for more information on Non-Project mode.

The add\_files command adds them by reference to the specified fileset. This is different from the import\_files command, which copies the file into the local project folders as well as adding them to the specified fileset.

This command returns the files that were added, or returns an error if it fails.

### **Arguments**

- -fileset <name> (Optional) The fileset to which the specified source files should be added. An error is returned if the specified fileset does not exist. If no fileset is specified the files are added to the source fileset by default.
- -norecurse (Optional) Do not recurse through subdirectories of any specified directories. Without this argument, the tool searches through any subdirectories for additional source files that can be added to a project.
- -copy\_to <arg> (Optional) Copy the selected files to the specified directory before adding the files to the project. This option lets you move files from their current location to a new folder to reference as part of the source structure for a project.
- -force (optional) Overwrite any existing files of the same name as the specified files, in the destination directory, when you use the -copy to option.
- -scan\_for\_includes (Optional) Scan Verilog source files for any 'include statements and add these referenced files to the specified fileset. By default, 'include files are not added to the fileset.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<files> - (Optional) One or more file names or directory names to be added to the fileset. If a directory name is specified, all valid source files found in the directory, and in subdirectories of the directory, are added to the fileset.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

### **Examples**

The following example adds a file called rtl.v to the current project:

```
add_files rtl.v
```

In the preceding example the tool looks for the rtl.v file in the current working directory since no file path is specified, and the file is added to the source fileset as a default since no fileset is specified.

The following example adds a file called top.xdc to the constrs\_1 constraint fileset, as well as any appropriate source files found in the project 1 directory, and its subdirectories:

```
add files -fileset constrs 1 -quiet c:/Design/top.xdc c:/Design/project 1
```

In addition, the tool ignores any command line errors because the <code>-quiet</code> argument was specified.

If the -norecurse option had been specified then only constraint files found in the project 1 directory would have been added, but subdirectories would not be searched.

The following example adds an existing IP core file to the current project:

```
add files -norecurse C:/Data/ip/c addsub v11 0 0.xci
```

**NOTE:** Use the import ip command to import the IP file into the local project folders.

The following example reads a top-level design netlist, and the char\_fifo IP in a Non-Project Mode design:

```
# Read top-level EDIF and IP DCP
read_edif ./sources/wave_gen.edif
add_files ./my_IP/char_fifo/char_fifo.xci
```

**NOTE:** Either add\_files or read\_ip can be used reading in an IP core. All output products of the IP, including a design checkpoint ( DCP), will be read as needed.



The following example adds an existing DSP module, created in System Generator, into the current project:

add\_files C:/Data/model1.mdl

**NOTE:** Use the create\_sysgen command to use System Generator to create a new DSP module.

- create\_sysgen
- import\_files
- import\_ip
- read\_ip
- read\_verilog
- read\_vhdl
- read\_xdc



# add\_force

Force value of signal, wire, or reg to a specified value.

### **Syntax**

```
add_force [-radix <arg>] [-repeat_every <arg>] [-cancel_after <arg>]
[-quiet] [-verbose] <hdl object> <values>...
```

#### **Returns**

The force objects added

### **Usage**

Name	Description
[-radix]	Specifies which radix to use. Allowed values are: default, dec, bin, oct, hex, unsigned, ascii, smag
[-repeat_every]	Repeat every time duration
[-cancel_after]	Cancel after time offset
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_object></hdl_object>	Specifies the object upon which to add a force
<values></values>	Adds a value and time offset to the force: {value [ time_offset ] }

### **Categories**

Simulation

### Description

Force the value of a signal, wire, or reg to a certain value during simulation.

The add\_force command has the same effect as the Verilog force/release commands in the test bench or the module definition. It forces an HDL object to hold the specified value for the specified time, or until released by the <code>-cancel\_after</code> option, or the <code>remove\_forces</code> command.



**IMPORTANT:** If there are Verilog <code>force/release</code> statements on an HDL object in the test bench or module, these commands are overridden by the Tcl <code>add\_force</code> command. When the Tcl force expires or is released, the HDL object resumes normal operation in the simulation, including the application of any Verilog forces.



This command returns the name of the force object created, or returns an error if the command failed. The name of the returned force object is important when using the remove\_forces command, and should be captured in a Tcl variable for later recall, as shown in the examples.

### **Arguments**

-radix <arg> - (Optional) The radix used when specifying the <values>. Supported radix values are: default, dec, bin, oct, hex, unsigned, and ascii. The default radix is binary, unless the specified HDL object type has an overriding radix defined.

-repeat\_every <arg> - (Optional) Causes the add\_force to repeat over some specified increment of time. This can be used to create a recurring force on the specified <hdl object>.

**NOTE:** The specified time must be greater than the time period defined by any <{value time}> pairs defined by <values> , or an error will be returned.

-cancel\_after <arg> - (Optional) Cancels the force effect after the specified period of time from the current\_time. This has the same effect as applying the remove\_forces command after the specified period of time.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl\_object> - (Required) Specifies a single HDL object to force the value of. The object can be specified by name, or can be returned as an object by the get\_objects command. Valid objects are signal, wire, and reg.

<values> - (Required) The value to force the HDL object to. A single value can be specified,
and the value will be held during simulation until the force is removed either through the use
of the -cancel after option, or through the use of the remove forces command.



The specified <value> depends on the type of the <hdl\_object> . HDL object types include: "logic", floating point, VHDL enumerated, and VHDL integral. For all but "logic" the -radix option is ignored.

- "Logic" does not refer to an actual HDL object type, but means any object whose values are similar to those of VHDL std\_logic, such as:
  - the Verilog implicit 4-state bit type,
  - the VHDL bit and std\_logic predefined types,
  - any VHDL enumeration type which is a subset of std\_logic, including the character literals '0' and '1'.
- For logic types the value depends on the radix:
  - If the specified value has fewer bits than the logic type expects, the value is zero extended, but not sign extended, to match the expected length.
  - If the specified value has more bits than the logic type expects, the extra bits on the MSB side should all be zeros, or the Vivado simulator will return a "size mismatch" error.
- Accepted values for floating point objects are floating point values.
- The accepted value for non-logic VHDL enumerated types is a scalar value from the enumerated set of values, without single quotes in the case of characters.
- Accepted values for VHDL integral types is a signed decimal integer in the range accepted by the type.

The <value> can also be specified as <{value time}> pairs, which forces the HDL object to hold a specified <value> for a specified period of <time> from the current time, then hold the next <value> for the next period of <time>, until the end of the <{value-time}> pairs.

**NOTE:** In  $<\{value time\}>$  pairs, the <time> is optional in the first pair, and will be assumed to be 0 if it is not specified. In all subsequent  $<\{value time\}>$  pairs, the <time> is required.

The <time> specified in <{value time}> pairs is defined relative to the current simulation time, and indicates a period of time from the current\_time. For example, if the current simulation time is 1000 ns, a <time> of 20 ns defines a period from the current time to 1020 ns.



**IMPORTANT:** The < times > must be specified in increasing order on the simulation time line, and may not be repeated, or an error will occur.

The <time> is specified in the default TIME\_UNIT of the current simulation, or can be specified with the time unit included, with no white space. Valid units of time are: fs, ps, ns, us, ms, or s. A time of 50 defines a period of 50 ns (the default). A time of 50ps defines a period of 50 picoseconds.

### **Examples**

The following example forces the reset signal high at 300 nanoseconds, using the default radix, and captures the name of the returned force object in a Tcl variable which can be used to later remove the force:

set for10 [ add force reset 1 300 ]



The following example shows the use of < {value time} > pairs, repeated periodically, and canceled after a specified time.

```
add_force mySig {0} {1 50 } {0 100} {1 150 } -repeat_every 200 -cancel_after 10000
```

**NOTE:** In the preceding example, the first < {value time} > pair does not include a time. This indicates that the specified value, 0, is applied at time 0 (the current\_time).

- current\_time
- get\_objects
- remove\_forces



# add\_hw\_probe\_enum

Add an enumerated name-value pair to a hw\_probe enumeration.

### **Syntax**

add\_hw\_probe\_enum [-no\_gui\_update] [-dict <args>] [-quiet] [-verbose]
<name> <value> <hw probe>

#### **Returns**

Nothing

### **Usage**

Name	Description
[-no_gui_update]	Defer GUI update.
[-dict]	List of parameter name-value pairs.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Enumerated name.
<value></value>	Explicit value.
<hw_probe></hw_probe>	hw_probe object.

### **Categories**

Hardware

### **Description**

Assign enumerated name/value pairs to specified hardware probe objects.

This command is intended to make it easier to monitor the states of signals in the Vivado logic analyzer. The command lets you define a set of states, or enumerated names to be associated with specific values that may be found on a hw\_probe object. This lets you monitor state machine probes and some other types of probes, by comparing symbolic names with trigger values and waveform data values.



The enumerated name is added as an ENUM.NAME property on the specified hw\_probe object, and associated with the specified bit value on the probe. Enumerated names can be used to specify trigger/capture compare values for hw\_probes.



**TIP:** Enumerated names are displayed in the waveform viewer of the Vivado logic analyzer. Display of the enumerated names can be disabled on a per probe basis. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information on the waveform viewer.

This command returns the enumerated name property, or returns an error if it fails.

### **Arguments**

-no\_gui\_update - (Optional) Do not update the GUI in the Vivado logic analyzer to reflect the enumerated values of the probe.

-dict - (Optional) Use this option to specify a dictionary of enumerated <name> <value>
pairs on a hw\_probe. Multiple <name> <value> pairs must be enclosed in braces, {}, or
quotes, "".

-dict "name1 value1 name2 value2 ... nameN valueN"



**TIP:** Use the -dict option in place of the <name> and <value> arguments when specifying multiple enumerated values.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) Specify the name for the ENUM property associated with the specified
<value>, on the hw\_probe object. The enumerated name property is case insensitive. The
specified name will be used whenever the bit value on the hw\_probe matches the specified
<value>.

<value> - (Required) Specify the bit value on the hw\_probe object to associate with the
defined enumerated <name>. Values can be defined using binary, octal, hex, signed and
unsigned values.



**IMPORTANT:** Binary bit-values 'x' and edge bit values (F,B,RT) can not be specified.

<a href="hw\_probe"> - (Required)</a> Specify the hw\_probe object to assign the enumerated name property to.



### **Examples**

The following example uses the <code>-dict</code> option to define the enumerated name/value pairs for the specified hw\_probe object:

```
add_hw_probe_enum -dict {ZERO eq5'h00 RED eq5'h12 GREEN eq5'h13 \
   BLUE eq5'h14 WHITE eq5'h15 YELLOW eq5'h16 GREY eq5'h17} \
   [get hw probes op1 -of objects [current hw ila]]
```

The following example defines the enumerated name/value pairs for the specified hw\_probe object:

```
add_hw_probe_enum ZERO eq5'h00 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
add_hw_probe_enum RED eq5'h12 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
add_hw_probe_enum GREEN eq5'h13 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
add_hw_probe_enum BLUE eq5'h14 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
add_hw_probe_enum WHITE eq5'h15 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
add_hw_probe_enum YELLOW eq5'h16 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
add_hw_probe_enum GREY eq5'h17 [get_hw_probes op1 \
    -of_objects [current_hw_ila]]
```

The following example returns the ENUM property assigned to the specified hw\_probe object:

```
report_property [get_hw_probes op1 -of_objects [current_hw_ila]] ENUM*
                   Type Read-only Visible Value
Property
                                      true
                   string true
ENUM.ZERO
                                               eq5'h00
                                     true eq5'h12
true eq5'h13
true eq5'h14
true eq5'h15
true eq5'h16
true eq5'h17
ENUM.RED
                   string true
ENUM.GREEN
                  string true
ENUM.BLUE
                  string true
ENUM.WHITE
                  string true
ENUM.YELLOW
                  string true
ENUM.GREY
                  string true
```

- current\_hw\_device
- current\_hw\_ila
- get\_hw\_devices
- get\_hw\_ilas
- get\_hw\_probes
- get\_hw\_vios
- remove\_hw\_probe\_enum
- report\_property



# add\_peripheral\_interface

Add a new bus interface to a peripheral.

### **Syntax**

add\_peripheral\_interface -interface\_mode <arg> -axi\_type <arg> [-quiet]
[-verbose] <name> <peripheral>

#### Returns

Nothing

### **Usage**

Name	Description
-interface_mode	Mode of an interface, supported option - master, slave.
-axi_type	Type of a axi interface, supported option - lite,full,stream.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name to initialize the newly added element e.g S1_AXI, M1_AXI
<peripheral></peripheral>	Peripheral object

### **Categories**

Project, IPFlow, CreatePeripheral

### **Description**

Add an AXI bus interface to a peripheral created with the create peripheral command.

### **Arguments**

-interface\_mode [ master | slave ] - (Optional) Specify the interface as a slave or master interface. The master interface generates out-bound AXI transactions and thus is the source of an AXI transfer. A slave interface receives in-bound AXI transactions and is the target of an AXI transfer.



-axi\_type <arg> - (Optional) Type of AXI interface to add. The supported values are: full, lite, and stream.

- The full AXI4 interface is for memory mapped interfaces allowing bursts of up to 256 data transfer cycles with just a single address phase.
- The AXI4-Lite protocol is a subset of the AXI4 protocol intended for communication with simpler, smaller control register-style interfaces in components.
- The AXI4-Stream protocol is designed for unidirectional data transfers from master to slave with greatly reduced signal routing.

**NOTE:** For more information on AXI interfaces refer to the AXI Reference Guide (UG761).

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) User-specified name of the interface to add.

<peripheral> - (Required) The peripheral object to add the interface to. The peripheral is
created with the create\_peripheral command, which should be captured in a Tcl variable
to facilitate further processing by this and other related commands. See the example below.

### **Example**

This example creates a new AXI peripheral, with the VLNV attribute as specified, and captures the peripheral object in a Tcl variable for later processing, then adds AXI slave interfaces to the peripheral:

```
set perifObj [ create_peripheral {myCompany.com} {user} {testAXI1} {1.3} \
    -dir {C:/Data/new_periph} ]
add_peripheral_interface {S0_AXI} -interface_mode {slave} \
    -axi_type {lite} $perifObj
add_peripheral_interface {S1_AXI} -interface_mode {slave} \
    -axi_type {lite} $perifObj
add_peripheral_interface {S2_AXI} -interface_mode {slave} \
    -axi type {lite} $perifObj
```

- create\_peripheral
- generate\_peripheral
- write peripheral



# add\_wave

Add new waves.

### **Syntax**

add\_wave [-into <args>] [-at\_wave <args>] [-after\_wave <args>]
[-before\_wave <args>] [-reverse] [-radix <arg>] [-color <arg>] [-name
<arg>] [-recursive] [-r] [-regexp] [-nocase] [-quiet] [-verbose]
<items>...

#### **Returns**

The new waves

### **Usage**

Name	Description
[-into]	the wave configuration, group, or virtual bus into which the new wave object(s) will be inserted.
[-at_wave]	inserts the new wave object(s) into the specified wave object, or after the specified wave object if not a group or virtual bus
[-after_wave]	inserts the new wave objects(s) after the specified wave object
[-before_wave]	inserts the new wave objects(s) before the specified wave object
[-reverse]	reverses the displayed bit order of the new wave objects(s)
[-radix]	sets the displayed radix of the new wave object(s) to the specified radix. Allowed values are: default, dec, bin, oct, hex, unsigned, ascii, smag
[-color]	sets the displayed color of the new wave object(s) to the specified color, which can be a standard color name or a string of the form #RRGGBB
[-name]	sets the displayed name of the single new wave object to the specified string
[-recursive]	if the design object is a scope, this option specifies that wave objects for all design objects under that scope should be created
[-r]	if the design object is a scope, this option specifies that wave objects for all design objects under that scope should be created
[-regexp]	interprets <items> using regular expressions</items>
[-nocase]	only when regexp is used, performs a case insensitive match



Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<items></items>	the design objects from which to create wave objects

### **Categories**

#### Waveform

### Description

The add\_wave command creates one or more new design-based wave objects.

This command returns the name of the newly-created wave object(s).

**NOTE:** This command can only be used when running a simulation. At a minimum, you must specify an item, which is an HDL object (signal) within the simulation project. In the Vivado interface, the object would display in the Objects Window.

### **Arguments**

- -into <wcfgGroupVbusObj> (Optional) Specifies the wave configuration, group, or virtual bus into which the new wave object(s) are inserted. If <wcfgGroupVbusObj> is a string instead of an object, it is treated as the name of a group in the current WCFG. If no such group is found, the tool searches the names of the virtual buses of the current WCFG. If still not found, the tool searches the names of all WCFG objects. If no -into object is specified, the current wave configuration is assumed.
- $-at_wave < waveObj > -$  (Optional) Adds a wave object at a specified wave object. If < waveObj > is a string, it is treated as the display name of a wave object.
- -after\_wave <waveObj> (Optional) Adds a wave object after a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.
- -before\_wave <waveObj> (Optional) Adds a wave object before a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.
- -reverse (Optional) Sets the IS REVERSED property of the new wave object(s) to true.
- -radix <arg> (Optional) Sets the radix property of the new wave object(s) to radix. Allowed values are: default, dec, bin, oct, hex, unsigned, and ascii.
- -color <arg> (Optional) Sets the color property of the new wave object(s) to color, which is either a pre-defined color name or a color specified by a six-digit RGB format (RRGGBB).
- -name <arg> (Optional) Sets the DISPLAY\_NAME property of the new wave object to the specified name. It is an error for there to be more than one new wave object being created.
- -recursive | -r (Optional) If <items> specifies a scope, this option specifies that all sub-scopes of that scope should also be added.



-regexp - (Optional) Specifies that <items> are written as regular expressions Xilinx regular expression commands are always anchored to the start of the search string. You can add ".\*" to the beginning of the search string to widen the search. See See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<items> - (Required) Add waves for the specified HDL objects in the current simulation.

### **Examples**

Add a clk to the existing waveform configuration:

```
add_wave clk
clk
```

Add the dout\_tvalid signal from the rsb\_design\_testbench to the existing simulation waveform configuration:

```
add_wave dout_tvalid
/rsb design testbench/dout tvalid
```

- add\_wave\_divider
- add\_wave\_group
- add\_wave\_marker
- add\_wave\_virtual\_bus



# add\_wave\_divider

Add a new divider.

### **Syntax**

add\_wave\_divider [-into <args>] [-at\_wave <args>] [-after\_wave <args>]
[-before wave <args>] [-color <arg>] [-quiet] [-verbose] [<name>]

#### Returns

The new divider

### **Usage**

Name	Description
[-into]	the wave configuration or group into which the new divider will be inserted.
[-at_wave]	inserts the new divider into the specified wave object, or after the specified wave object if not a group
[-after_wave]	inserts the new divider after the specified wave object
[-before_wave]	inserts the new divider before the specified wave object
[-color]	sets the displayed color of the new divider to the specified color, which can be a standard color name or a string of the form #RRGGBB Default: default
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <name>]</name>	the displayed name of the new divider to the specified string Default: new_divider

# **Categories**

Waveform

# Description

Creates a wave divider in the wave form viewer. The wave divider can be used to separate groups of related objects, for easier viewing.

The wave divider can be added into a specified or current waveform configuration at the specified location. If no location is specified the wave divider is inserted at the end of the waveform configuration.

This command returns the name of the newly-created wave divider.

**NOTE:** This command can only be used when running a simulation.



### **Arguments**

-into <wcfgGroupVbusObj> - (Optional) Specifies the wave configuration, group, or virtual bus into which the new wave object(s) are inserted. If <wcfgGroupVbusObj> is a string instead of an object, it is treated as the name of a group in the current WCFG. If no such group is found, the tool searches the names of the virtual buses of the current WCFG. If still not found, the tool searches the names of all WCFG objects. If no -into object is specified, the current wave configuration is assumed.

-at\_wave <waveObj> - (Optional) Adds a wave divider at a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.

-after\_wave <waveObj> - (Optional) Adds a wave divider after a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.

-before\_wave <waveObj> - (Optional) Adds a wave divider before a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.

-color <arg> - (Optional) Sets the color property of the new wave object(s) to a pre-defined color name or a color specified by a six-digit RGB format (RRGGBB).

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Optional) Creates a divider with the specified display name. The default name is
new divider.

## **Examples**

The following example inserts a wave divider named Div1, after the CLK wave object:

add\_wave\_divider -after\_wave CLK Div1

- add\_wave
- add\_wave\_group
- add\_wave\_marker
- add\_wave\_virtual\_bus



# add\_wave\_group

Add a new group.

### **Syntax**

add\_wave\_group [-into <args>] [-at\_wave <args>] [-after\_wave <args>]
[-before wave <args>] [-quiet] [-verbose] [<name>]

### **Returns**

The new group

### **Usage**

Name	Description
[-into]	the wave configuration or group into which the new group will be inserted.
[-at_wave]	inserts the new group into the specified wave object, or after the specified wave object if not a group
[-after_wave]	inserts the new group after the specified wave object
[-before_wave]	inserts the new group before the specified wave object
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <name>]</name>	the displayed name of the new group to the specified string Default: new_group

# **Categories**

Waveform

# **Description**

Creates a wave group into a specified or current waveform configuration. New wave objects and wave\_dividers can be added into the wave group to build up the waveform display.

The wave group can be inserted at a specified location. If no location is specified the group is inserted at the end of the specified waveform configuration.

The command returns the name of the newly created wave group object.

**NOTE:** This command can only be used when running a simulation.



### **Arguments**

-into <wcfgGroupVbusObj> - (Optional) Specifies the wave configuration, group, or virtual bus into which the new wave object(s) are inserted. If <wcfgGroupVbusObj> is a string instead of an object, it is treated as the name of a group in the current WCFG. If no such group is found, the tool searches the names of the virtual buses of the current WCFG. If still not found, the tool searches the names of all WCFG objects. If no -into object is specified, the current wave configuration is assumed.

-at\_wave <waveObj> - (Optional) Adds a wave group at a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.

-after\_wave <waveObj> - (Optional) Adds a wave group after a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.

-before\_wave <waveObj> - (Optional) Adds a wave group before a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Optional) Creates a wave group with the specified display name. The default name
is new group.

# **Examples**

Add a clk to the existing waveform configuration:

add\_wave\_group clk
 group10

- add\_wave
- add wave divider
- · add wave marker
- add\_wave\_virtual\_bus



# add\_wave\_marker

Create a new wave marker.

### **Syntax**

add\_wave\_marker [-into <arg>] [-name <arg>] [-quiet] [-verbose]
[<time>] [<unit>]

### **Returns**

The new created marker

### **Usage**

Name	Description
[-into]	the wave configuration in which to create the marker
[-name]	sets the name of the new marker to the specified string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <time>]</time>	the numerical portion of the new marker's time Default: 0
[ <unit>]</unit>	the time unit portion of the new marker's time. Allowed values are fs, ps, ns, us, ms, and s.

# **Categories**

Waveform

## **Description**

Creates a wave marker at the specified time and of the specified name in the current waveform configuration.

This command returns nothing.

**NOTE:** This command can only be used when running a simulation.

# **Arguments**

-into <wcfg> - (Optional) Specifies the WCFG object into which the new wave marker is inserted. If -into is not specified, the wave marker is added to the current wave configuration.

-name <arg> - (Optional) Creates a marker with the specified name. The default name is new marker.



<time> - (Optional) Is the simulation runtime within the waveform at which to set the marker. The default is time 0.

<unit> - (Optional) Is the time unit. Allowable units are s, ms, us, ns, and ps. The default is
the time unit used in the specified waveform configuration.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

Add a marker to the existing waveform configuration at 500ns:

add wave marker 500 ns

- add\_wave
- add\_wave\_divider
- add\_wave\_group
- add\_wave\_virtual\_bus



# add\_wave\_virtual\_bus

Add a new virtual bus.

## **Syntax**

add\_wave\_virtual\_bus [-into <args>] [-at\_wave <args>] [-after\_wave
<args>] [-before\_wave <args>] [-reverse] [-radix <arg>] [-color <arg>]
[-quiet] [-verbose] [<name>]

### **Returns**

The new virtual bus

## **Usage**

Name	Description
[-into]	the wave configuration, group, or virtual bus into which the new virtual bus will be inserted.
[-at_wave]	inserts the new virtual bus into the specified wave object, or after the specified wave object if not a group or virtual bus
[-after_wave]	inserts the new virtual bus after the specified wave object
[-before_wave]	inserts the new virtual bus before the specified wave object
[-reverse]	reverses the displayed bit order of the new virtual bus
[-radix]	sets the displayed radix of the new virtual bus to the specified radix. Allowed values are: default, dec, bin, oct, hex, unsigned, ascii, smag
[-color]	sets the displayed color of the new virtual bus to the specified color, which can be a standard color name or a string of the form #RRGGBB Default: default
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <name>]</name>	the displayed name of the new virtual bus to the specified string Default: new_virtual_bus

# **Categories**

Waveform



# **Description**

The add\_wave\_virtual\_bus command creates a new virtual bus. The command inserts the virtual bus by specified name where specified or by default at the end of the existing waveform. It returns a vb### for the newly-created virtual bus.

**NOTE:** This command can only be used when running a simulation. At a minimum, you must specify an name, which is the name of the new virtual bus

### **Arguments**

-into <wcfgGroupVbusObj> - (Optional) Specifies the wave configuration, group, or virtual bus into which the new wave object(s) are inserted. If <wcfgGroupVbusObj> is a string instead of an object, it is treated as the name of a group in the current WCFG. If no such group is found, the tool searches the names of the virtual buses of the current WCFG. If still not found, the tool searches the names of all WCFG objects. If no -into object is specified, the current wave configuration is assumed.

- -at\_wave <waveObj > (Optional) Adds a wave object at a specified wave object. If <waveObj > is a string, it is treated as the display name of a wave object.
- -after\_wave <waveObj> (Optional) Adds a wave object after a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.
- -before\_wave <waveObj> (Optional) Adds a wave object before a specified wave object. If <waveObj> is a string, it is treated as the display name of a wave object.
- -reverse (Optional) Sets the IS REVERSED property of the new wave object(s) to true.
- -radix value (Optional) Sets the radix property of the new wave object(s) to radix. Allowed values are: default, dec, bin, oct, hex, unsigned, and ascii.
- -color <arg> (Optional) Sets the color property of the new wave object(s) to the specified color, which can be a pre-defined color name or a color specified by a six-digit RGB format (RRGGBB).
- -name <customName> (Optional) Sets the display\_name property of the new wave object
  to <customName>.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

Add a virtual bus of the name dout tvalid to the existing waveform configuration:

add\_wave\_virtual\_bus dout\_tvalid
 vbus200



- add\_wave\_divider
- add\_wave\_group
- add\_wave\_marker
- add\_wave



# all\_clocks

Get a list of all clocks in the current design.

### **Syntax**

all clocks [-quiet] [-verbose]

#### Returns

List of clock objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

SDC, XDC

# Description

Returns a list of all clocks that have been declared in the current design.

To get a list of specific clocks in the design, use the <code>get\_clocks</code> command, or use the filter command to filter the results returned by all clocks.

Clocks can be defined by using the <code>create\_clock</code> or <code>create\_generated\_clock</code> commands.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



The following example shows all clocks in the sample CPU netlist project:

```
% all_clocks cpuClk wbClk usbClk phy_clk_pad_0_i phy_clk_pad_1_i fftClk
```

The following example applies the set\_propagated\_clock command to all clocks, and also demonstrates how the returned list (all clocks) can be passed to another command:

```
% set propagated clock [all clocks]
```

- create\_clock
- create\_generated\_clock
- filter
- get\_clocks
- set\_propagated\_clock



# all\_cpus

Get a list of cpu cells in the current design.

### **Syntax**

all cpus [-quiet] [-verbose]

#### Returns

List of cpu cell objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**XDC** 

## Description

Returns a list of all CPU cell objects in the current design. Creates a list of all the CPU cell objects that have been declared in the current design.

The list of CPUs returned by all\_cpus can also be limited or reduced by the filter command to filter according to properties assigned to the CPU cell objects. Properties of an object can be returned by the list property or report property commands.

The all\_cpus command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current instance command.

**NOTE:** This command returns a list of CPU cell objects

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example returns all CPU objects in the current design:

```
all cpus
```

The following example shows how the list returned can be passed to another command:

```
set false path -from [all cpus] -to [all registers]
```

- all\_dsps
- all\_hsios
- all\_registers
- current\_instance
- filter
- get\_cells
- list\_property
- report\_property
- set\_false\_path



# all\_dsps

Get a list of dsp cells in the current design.

### **Syntax**

all dsps [-quiet] [-verbose]

#### Returns

List of dsp cell objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**XDC** 

# Description

Returns a list of all DSP cell objects that have been declared in the current design.

The list of DSPs returned by all\_dsps can also be limited or reduced by the filter command to filter according to properties assigned to the DSP objects. Properties of an object can be returned by the list property or report property commands.

The all\_dsps command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current instance command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



The following example returns a list of all DSPs defined in the current design, and filters that list to return a single DSP assigned to the specified SITE:

```
filter [all_dsps] {SITE == DSP48_X1Y6}
```

The following example shows how the list returned can be passed to another command:

```
set_false_path -from [all_dsps] -to [all_registers]
```

- all\_cpus
- all\_hsios
- all\_registers
- current\_instance
- filter
- get\_cells
- list\_property
- report\_property
- set\_false\_path



# all\_fanin

Get a list of pins or cells in fanin of specified sinks.

### **Syntax**

```
all_fanin [-startpoints_only] [-flat] [-only_cells] [-levels <arg>]
[-pin levels <arg>] [-trace arcs <arg>] [-quiet] [-verbose] <to>
```

### **Returns**

List of cell or pin objects

### **Usage**

Name	Description
[-startpoints_only]	Find only the timing startpoints
[-flat]	Hierarchy is ignored
[-only_cells]	Only cells
[-levels]	Maximum number of cell levels to traverse:Value >= 0 Default: 0
[-pin_levels]	Maximum number of pin levels to traverse:Value >= 0 Default: 0
[-trace_arcs]	Type of network arcs to trace: Values: timing, enabled, all
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<to></to>	List of sink pins, ports, or nets

# **Categories**

**XDC** 

## **Description**

Returns a list of port, pin or cell objects in the fan-in of the specified sinks.

The all\_fanin command is scoped to return objects from current level of the hierarchy of the design, either from the top-level or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current\_instance command. To return the fan-in across all levels of the hierarchy, use the -flat option.



### **Arguments**

- -startpoints\_only (Optional) Find only the timing start points. When this option is used, none of the intermediate points in the fan-in network are returned. This option can be used to identify the primary driver(s) of the sinks.
- -flat (Optional) Ignore the hierarchy of the design. By default, only the objects at the same level of hierarchy as the sinks are returned. When using this option, all the objects in the fan-in network of the sinks are considered, regardless of hierarchy.
- -only\_cells (Optional) Return only the cell objects which are in the fan-in path of the specified sinks. Do not return pins or ports.
- -levels <value> (Optional) Maximum number of cell levels to traverse. The default value is 0.
- -pin\_levels <value> (Optional) Maximum number of pin levels to traverse. The default value is 0.
- -trace\_arcs <value> (Optional) Type of network arcs to trace. Valid values are "timing",
  "enabled", and "all"
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<to> - (Required) The pins, ports, or nets from which you want the fan-in objects reported.

## **Examples**

The following example lists the timing fan-in of the led\_pins output port:

```
all fanin [get ports led pins[*] ]
```

The following example traces back from the clock pin of the specified flip- flop to the clock source (an MMCM output pin in this example):

```
all fanin -flat -startpoints only [get pins cmd parse i0/prescale reg[7]/C]
```

The following examples returns the ports connected to the input pins of IDELAYs, ignoring the hierarchy of the design:

```
all famin -flat -startpoints only [get pins IDELAY*/IDATAIN]
```

- all\_fanout
- current\_instance
- get\_cells
- get\_pins
- get\_ports



# all\_fanout

Get a list of pins or cells in fanout of specified sources.

### **Syntax**

```
all_fanout [-endpoints_only] [-flat] [-only_cells] [-levels <arg>]
[-pin_levels <arg>] [-trace_arcs <arg>] [-quiet] [-verbose] <from>
```

### **Returns**

List of cell or pin objects

### **Usage**

Name	Description
[-endpoints_only]	Find only the timing endpoints
[-flat]	Hierarchy is ignored
[-only_cells]	Only cells
[-levels]	Maximum number of cell levels to traverse:Value >= 0 Default: 0
[-pin_levels]	Maximum number of pin levels to traverse:Value >= 0 Default: 0
[-trace_arcs]	Type of network arcs to trace: Values: timing, enabled, all
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<from></from>	List of source pins, ports, or nets

# **Categories**

**XDC** 

## **Description**

Returns a list of port, pin, or cell objects in the fanout of the specified sources.

The all\_fanout command is scoped to return objects from current level of the hierarchy of the design, either from the top-level or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current\_instance command. To return the fanout across all levels of the hierarchy, use the -flat option.



### **Arguments**

- -endpoints\_only (Optional) Find only the timing endpoints. When this option is used, none of the intermediate points in the fan-out network are returned. This option can be used to identify the primary loads of the drivers.
- -flat (Optional) Ignore the hierarchy of the design. By default, only the objects at the same level of hierarchy as the sinks are returned. When using this option, all the objects in the fan-out network of the drivers are considered, regardless of hierarchy.
- -only\_cells (Optional) Return only the cell objects in the fanout path of the specified sources.
- -levels <value> (Optional) Maximum number of cell levels to traverse. The default value is 0.
- -pin\_levels <value> (Optional) Maximum number of pin levels to traverse. The default value is 0.
- -trace\_arcs <value> (Optional) Type of network arcs to trace. Valid values are "timing",
  "enabled", and "all"
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<fr>om> - (Required) The source ports, pins, or nets from which to list the objects in the fanout path.

### **Examples**

The following example gets the fanout for all input ports in the design:

```
all fanout [all inputs]
```

This example gets the fanout for all inputs assigned to I/O Bank 15 in the current design:

```
all fanout [filter [all inputs] {IOBANK == 15}]
```

- all fanin
- current\_instance
- filter
- get\_cells
- get\_pins
- get\_ports



# all\_ffs

Get a list of flip flop cells in the current design.

### **Syntax**

all ffs [-quiet] [-verbose]

#### Returns

List of flip flop cell objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**XDC** 

# Description

Returns a list of all flip flop instances in the current design.

You can use the get\_cells command, or use the filter command to limit the results from the all ffs command to return a list of flip-flop cells matching the specified properties.

The all\_ffs command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current instance command.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



The following example returns the count of all flops in the design, then returns the count of all flops in the fftEngine module:

```
current_instance
INFO: [Vivado 12-618] Current instance is the top level of design 'netlist_1'.
top
llength [all_ffs]
15741
current_instance fftEngine
fftEngine
llength [all_ffs]
1519
```

This example filters the results of all ffs to return only the FDRE flops:

```
filter [all_ffs] {REF_NAME == FDRE}
```

- all\_latches
- all\_registers
- current\_instance
- filter
- get\_cells



# all\_hsios

Get a list of hsio cells in the current design.

### **Syntax**

all\_hsios [-quiet] [-verbose]

#### Returns

List of hsio cell objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

XDC

# Description

Returns a list of all High Speed IO (HSIO) cell objects that have been declared in the current design. These HSIO cell objects can be assigned to a variable or passed into another command.

The list of high-speed IOs returned by all\_hsios can also be limited or reduced by the filter command to filter according to properties assigned to the HSIO objects. Properties of an object can be returned by the list property or report property commands.

The all\_hsios command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current instance command.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



The following example returns all HSIO objects in the current design:

```
all_hsios
```

The following example shows how the list returned can be directly passed to another command:

```
set_false_path -from [all_hsios] -to [all_registers]
```

- all\_cpus
- all\_dsps
- all\_registers
- filter
- get\_cells
- list\_property
- report\_property
- set\_false\_path



# all\_inputs

Get a list of all input ports in the current design.

### **Syntax**

all inputs [-quiet] [-verbose]

#### Returns

List of port objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

SDC, XDC

# Description

Returns a list of all input port objects in the current design.

To get a list of specific inputs in the design, use the get\_ports command, or use the filter command to filter the results returned by all inputs.

The all\_inputs command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current\_instance command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



The following example returns all input port objects in the current design:

```
all_inputs
```

This example gets all input port objects, filters out the GT ports, and sets the IOSTANDARD property for the non-GT ports:

```
set non_gt_ports [filter [all_inputs] {!is_gt_term}]
set property IOSTANDARD LVCMOS18 $non gt ports
```

The following example shows how the list returned can be passed to another command:

```
set_input_delay 5 -clock REFCLK [all_inputs]
```

- all\_clocks
- all\_outputs
- current\_instance
- filter
- get\_clocks
- get\_ports
- set\_input\_delay
- set\_property



# all\_latches

Get a list of all latch cells in the current design.

### **Syntax**

all latches [-quiet] [-verbose]

#### Returns

List of latch cell objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**XDC** 

# Description

Returns a list of all latches that have been declared in the current design.

The list of latches returned by all\_latches can also be limited or reduced by the filter command to filter according to properties assigned to the latches. Properties of an object can be returned by the list property or report property commands.

The all\_latches command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current instance command.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



The following example returns a list of all latches in the current design:

```
all latches
```

The following example shows how the list returned can be passed to another command:

```
set_false_path -from [all_mults] -to [all_latches]
```

- all\_ffs
- all\_registers
- current\_instance
- filter
- get\_cells
- list\_property
- report\_property
- set\_false\_path



# all\_outputs

Get a list of all output ports in the current design.

### **Syntax**

all outputs [-quiet] [-verbose]

#### Returns

List of port objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

SDC, XDC

# Description

Returns a list of all output port objects that have been declared in the current design.

To get a list of specific outputs in the design, use the get\_ports command, or use the filter command to filter the results returned by all outputs.

The all\_outputs command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current instance command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



The following example returns all the output ports in the current design:

all\_outputs

The following example sets the output delay for all outputs in the design:

set\_output\_delay 5 -clock REFCLK [all\_outputs]

- all\_inputs
- current\_instance
- filter
- get\_ports
- set\_output\_delay



# all\_rams

Get a list of ram cells in the current design.

### **Syntax**

all rams [-quiet] [-verbose]

#### Returns

List of ram cell objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

**XDC** 

## **Description**

Returns a list of all the RAM cell objects present in the current instance, including Block RAMS, Block RAM FIFOs, and Distributed RAMS. These RAM cell objects can be assigned to a variable or passed into another command.

To get a list of specific RAM cells in the design, use the filter command to filter the results returned by all rams based on properties assigned to the RAM cells. Properties of an object can be returned by the list property or report property commands.

The all\_rams command is scoped to return the objects hierarchically, from the top-level of the design or from the level of the current instance. By default the current instance is defined as the top level of the design, but can be changed by using the current\_instance command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



The following example returns all RAM cells in the design:

```
{\tt all\_rams}
```

This example returns all RAM cells in the design, and filters the results to return only the FIFO block memories:

```
filter [all_rams] {PRIMITIVE_SUBGROUP == fifo}
```

The following example sets the current instance, and returns all RAM objects hierarchically from the level of the current instance:

current\_instance usbEngine0
all rams

- all\_cpus
- current\_instance
- filter
- get\_cells
- list\_property
- report\_property



# all\_registers

Get a list of register cells or pins in the current design.

### **Syntax**

```
all_registers [-clock <args>] [-rise_clock <args>] [-fall_clock <args>]
[-cells] [-data_pins] [-clock_pins] [-async_pins] [-output_pins]
[-level_sensitive] [-edge_triggered] [-no_hierarchy] [-quiet]
[-verbose]
```

### **Returns**

List of cell or pin objects

### **Usage**

Name	Description
[-clock]	Consider registers of this clock
[-rise_clock]	Consider registers triggered by clock rising edge
[-fall_clock]	Consider registers triggered by clock falling edge
[-cells]	Return list of cells (default)
[-data_pins]	Return list of register data pins
[-clock_pins]	Return list of register clock pins
[-async_pins]	Return list of async preset/clear pins
[-output_pins]	Return list of register output pins
[-level_sensitive]	Only consider level-sensitive latches
[-edge_triggered]	Only consider edge-triggered flip-flops
[-no_hierarchy]	Only search the current instance
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

SDC, XDC

# **Description**

Returns a list of sequential register cells or register pins in the current design.



**TIP:** Returned objects includes DSPs and BRAMs as they contain internal registers.





The list of returned objects can be limited by the use of the arguments described below. You can limit the list of registers returned to a specific clock or clocks, or to registers triggered by the rising or falling edge of a specified clock.

The list of registers returned by all\_registers can also be limited or reduced by the filter command to filter according to properties assigned to the registers. Properties of an object can be returned by the list property or report property commands.

You can also get a list of the pins of collected registers instead of the register objects by specifying one or more of the pin arguments.

### **Arguments**

- -clock <args> (Optional) Return a list of all registers whose clock pins are in the fanout of the specified clock.
- -rise\_clock <args> (Optional) Return a list of registers triggered by the rising edge of the specified clocks.
- -fall\_clock <args> (Optional) Return a list of registers triggered by the falling edge of the specified clocks.
- **NOTE:** Do not combine -clock, -rise\_clock, and -fall\_clock in the same command.
- -cells (Optional) Return a list of register cell objects as opposed to a list of pin objects. This is the default behavior of the command.
- -data\_pins (Optional) Return a list of data pins of all registers in the design, or of the registers that meet the search requirement.
- -clock\_pins (Optional) Return a list of clock pins of the registers that meet the search requirement.
- -async\_pins (Optional) Limit the search to asynchronous pins of the registers that meet the search requirement.
- -output\_pins (Optional) Return a list of output pins of the registers that meet the search requirement.
- **NOTE:** Use the \*\_pins arguments separately. If you specify multiple arguments, only one argument is applied in the following order of precedence: -data\_pins, -clock\_pins, -async\_pins, -output\_pins.
- -level sensitive (Optional) Return a list of the level-sensitive registers or latches.
- -edge triggered (Optional) Return a list of the edge-triggered registers or flip-flops.
- $-\text{no\_hierarchy}$  (Optional) Do not search the hierarchy of the design. Only search in the level of the <code>current\_instance</code> .
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.
- **NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.
- -verbose (Optional) Temporarily override any message limits and return all messages from this command.
- **NOTE:** Message limits can be defined with the set msg config command.



The following example returns a list of registers that are triggered by the falling edge of any clock in the design:

```
all registers -fall clock [all clocks]
```

The following example sets the minimum delay:

```
set min delay 2.0 -to [all registers -clock CCLK -data pins]
```

The following example extracts all registers on clk\_A with \*meta\* in the name:

```
filter [all registers -clock clk A] {name =~ *meta*}
```

- all\_clocks
- current\_instance
- filter
- list\_property
- report\_property
- set\_min\_delay



# apply\_bd\_automation

Runs an automation rule on an IPI object.

### **Syntax**

apply\_bd\_automation -rule <arg> [-config <args>] -dict <arg> [-quiet]
[-verbose] <objects>...

#### Returns

Returns success or failure

### **Usage**

Name	Description
-rule	Rule ID string
[-config]	List of parameter value pairs
-dict	List of objects and corresponding parameter name-value pairs.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	The objects to run the automation rule on

## **Categories**

**IPIntegrator** 

# **Description**

IP Integrator provides the Designer Assistance feature, using the <code>apply\_bd\_automation</code> command, to automatically configure and/or add other relevant IP Integrator cells around a selected IP Integrator object. For more information on the Designer Assistance features refer to the Vivado Design Suite User Guide: Designing with IP (UG896) or the Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994).

Currently block and connection automation exists for cells, interfaces, pins and ports. The Block Automation feature is provided for certain complex blocks such as the Zynq device, MicroBlaze processor, AXI Ethernet and memory IP.

The Connection Automation feature helps automate different types of connections. For instance when connecting Slave AXI-MM interfaces, the automation will also connect up the relevant clock and reset pins and also create an interconnect if one is required. Connection Automation may also help with board-level connections; connecting pins and interfaces from relevant cells, to external ports and interfaces, and applying appropriate board constraints on these external I/Os.



**NOTE:** This IP Integrator command is issued from within the Vivado IDE via the Designer Assistance GUI feature. It is recommended that you make use of this command in IP Integrator through the Vivado IDE, rather than directly from Tcl scripts. Use the write\_bd\_tcl command to output TCL for use within a user script.

## **Arguments**

-rule <arg> - (Required) Specify the defined automation rules to use for the selected object.

-config <args> - (Optional) Specify a list of configuration parameters for the IP Integrator object, and the value to assign to the parameter. The parameter name (param) is provided without quotes, while the value is quoted to distinguish it from the param. The parameter and value are assigned as a pair (param "value"). Multiple param "value" pairs can be defined for the specified <objects>, and should be enclosed in braces, {}.

```
-config {local mem "16KB" ecc "Basic" debug module "Debug Only"}
```

```
apply_bd_automation -rule <ruleID> \
    -dict "[get_bd_intf_net /intf_net0] { DATA_SEL "1" TRIG_SEL "2" } \
    [get_bd_intf_net /intf_net1] { DATA_SEL "2" } \
    [get_bd_net /net1] { WIDTH "32" TYPE "1" }"
```



**TIP:** Use the -dict option in place of the <objects> and -config arguments when specifying multiple values.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Required) The IP Integrator object to apply automation to. The object must be
returned by commands like get\_bd\_cells, get\_bd\_pins, and get\_bd\_interface, and cannot
simply be referenced by name. Only a single IP Integrator object should be specified, and it
must be compatible with the specified -rule and -config options.

# **Example**

The following example applies Block Automation to the MicroBlaze cell according to the specified rules, configuring the specified parameters with the provided values:

```
apply_bd_automation -rule xilinx.com:bd_rule:microblaze \
    -config {local_mem "16KB" ecc "Basic" debug_module "Debug Only" \
    axi_periph "1" axi_intc "1" clk "New Clocking Wizard (100 MHz)" }
    [get bd cells /microblaze 1]
```



In this example, the Connection Automation feature applies the board rules to an IP subsystem pin or interface, in this case the clock interface object, when a known compatible interface is available on the board. The first command, <code>get\_board\_interfaces</code>, returns the interfaces on the target board that are compatible with the IP object. The second command, <code>apply\_bd\_automation</code>, connects the clock interface to the selected board interface:

```
get_board_interfaces -filter "VLNV==[get_property VLNV \
        [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]]"
sys_diff_clock

apply_bd_automation -rule xilinx.com:bd_rule:board \
        -config {Board_Interface "sys_diff_clock" } \
        [get bd intf pins /clk wiz 1/CLK IN1 D]
```

This example applies custom board rules to the IP subsystem clock interface object, CLK\_IN1\_D, when a clock interface is not available on the target board:

```
apply_bd_automation -rule xilinx.com:bd_rule:board \
    [get_bd_pins /clk_wiz_2/CLK_IN1_D]
```

This example applies custom board rules to an IP subsystem reset\_pin, ext\_reset\_in, when the reset interface on the board is not available:

```
apply_bd_automation -rule xilinx.com:bd_rule:board \
   -config {rst_polarity "ACTIVE_HIGH" } \
   [get bd pins /proc sys reset 1/ext reset in]
```

- create\_bd\_cell
- create\_bd\_design
- get\_bd\_cells
- get\_bd\_intf\_pins
- get\_bd\_pins
- write\_bd\_tcl



# apply\_board\_connection

Applies board connections to given designs.

## **Syntax**

apply\_board\_connection [-board\_interface <arg>] -ip\_intf <arg> -diagram
<arg> [-quiet] [-verbose]

#### **Returns**

Sucess/failure status of applied action

## **Usage**

Name	Description
[-board_interface]	Board interface name to which connection need to be applied.
-ip_intf	Full path of IP interface name to which board automation need to be applied.
-diagram	The IP Integrator design name.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Object, Project, Board, IPIntegrator

# Description

Connects the interface pin of an IP core in the specified block design to the interface of the current board part in the current project or design.

The board part provides a representation of the Xilinx device in the context of the board-level system, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. The board part file stores information regarding board attributes. The file, called board\_part.xml, is located in the data/boards/board\_parts folder of the Vivado Design Suite installation area.

The command lets you quickly connect compatible interface pins of an IP Integrator block design to the appropriate interface definition on the current board part. To make the connection between the IP core to the board part, the IP Integrator feature of the Vivado Design Suite adds an external interface port and interface connection to the block design. The added external interface port is named for the specified board part interface.



The apply\_board\_connection commands uses the available interfaces of the current board part defined in the project. An error is returned if the project uses a target part rather than a target board. You can use the current\_board\_part command to identify the target board used by the project, or get\_board\_parts to list the boards available for use by the project. Use the get\_board\_part\_interfaces command to determine the list of available interfaces on the current board.

To remove an existing IP interface connection, specify the <code>-ip\_intf</code> option, but do not specify the <code>-board\_interface</code>. If no board part interface is specified, the IP interface pin is disconnected.

This command returns a transcript of it actions, or returns an error if it fails.

## **Arguments**

-board\_interface <arg> - (Optional) Specifies the interface definition to connect to the specified IP core interface. If the -board\_interface option is not specified, or is specified with an empty string value, "", an existing connection on the IP interface pin will be removed.

<code>-ip\_intf <arg> - (Required)</code> Specifies the interface pin of an IP core in the IP Integrator Block Design defined by the <code>-diagram</code> option. The IP Interface pin is specified in the form <code>"IP\_core\_name/interface\_pin\_name"</code>. In the first example below, the IP core instance name is <code>"/proc\_sys\_reset\_0"</code> and the Interface pin is <code>"/ext\_reset"</code>, combined as seen in the example.

-diagram <arg> - (Required) The name of the IP Integrator block design where the IP core instance is found.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Example**

The following example connects the SGMII interface, defined in the current board part, to the processor reset IP core:

```
apply_board_connection -board_interface "reset" \
    -ip_intf "/proc_sys_reset_0/ext_reset" -diagram "design_2"
```

This example removes the connection on the specified interface pin, because the -board interface option is an empty string:

```
apply_board_connection -board_interface "" \
    -ip_intf "/proc_sys_reset_0/ext_reset" -diagram "design_2"
```



- create\_port
- current\_board\_part
- get\_board\_part\_interfaces
- get\_board\_parts
- write\_checkpoint
- write\_edif



# apply\_hw\_ila\_trigger

Apply trigger at startup init values to an ILA core in the design.

#### **Syntax**

apply\_hw\_ila\_trigger [-ila\_cell <arg>] [-quiet] [-verbose] [<file>]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-ila_cell]	Apply trigger settings to this ila cell
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file>]</file>	ILA startup trigger settings file

# **Categories**

Debug

# Description

Apply a trigger configuration file to the bitstream of a design, to support ILA trigger at startup.

This command is used to configure the trigger settings of an ILA core in a design bitstream (.bit) file, so that the ILA debug core is armed to trigger on events immediately after device configuration and startup. This allows data to be captured from the earliest stages of device activity, which would not be possible through the use of the Hardware Manager feature of the Vivado Design Suite, and the run hw ila command.

The apply\_hw\_ila\_trigger command reads a trigger configuration file written by run\_hw\_ila -file and applies the various trigger settings to the ILA core in the implemented design. The trigger configuration for the ILA core then become part of the bitstream written by write bitstream, that is used to program the Xilinx FPGA device.



The process for using the trigger at startup feature includes the following steps:

- 1. From the Hardware Manager, use run\_hw\_ila -file to export the trigger register map file for the ILA core.
- 2. Open the implemented design, or the implemented design checkpoint.
- 3. Use the apply\_hw\_ila\_trigger command to apply the trigger settings to the in-memory design.
- 4. Use the write\_bitstream command to write the bitstream with the applied trigger configuration file.
  - **NOTE:** Be sure to use the write\_bitstream command, and not the Flow Navigator commands in the Vivado IDE.
- 5. Return to the Hardware Manager, and use program\_hw\_device to program the hw\_device using the new bitstream file.

Once programmed, the new ILA core should immediately arm at startup. In the Vivado logic analyzer feature, you should see the "Trigger Capture Status" for the ILA core is now populated with captured data samples if trigger events or capture conditions have occurred. Refer to the *Vivado Design Suite User Guide: Vivado Programming and Debugging (UG908)* for more information.

## **Arguments**

-ila\_cell <arg> - (Optional) Apply trigger settings to the specified ILA cell. The cell must be specified as an object using the get cells command.

**NOTE:** The trigger configuration file includes the instance information for the ILA cell it applies to. The <code>-ila\_cell</code> option is not required, and should only be used to apply the trigger file to a different ILA cell in the design.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Optional) Specify a trigger configuration file that was created by the run\_hw\_ila -file command.

# **Example**

The following example applies the trigger configurations to the ILA cell instance that is defined in the specified file:

apply\_hw\_ila\_trigger C:/Data/ila1\_triggers.tas



- current\_hw\_device
- current\_hw\_ila
- get\_hw\_ilas
- run\_hw\_ila
- write\_bitstream



# archive\_project

Archive the current project.

## **Syntax**

```
archive_project [-temp_dir <arg>] [-force] [-exclude_run_results]
[-include_config_settings] [-include_runs_in_progress] [-quiet]
[-verbose] [<file>]
```

#### **Returns**

True

#### **Usage**

Name	Description
[-temp_dir]	specify temporary location to save project copy to archive Default: .
[-force]	Overwrite existing archived file
[-exclude_run_results]	Exclude run results from the archive
[-include_config_settings]	Include current project environment configuration settings/files in archive
[-include_runs_in_progress]	Include run result even if the run is in progress, this switch will be ignored if -exclude_run_results is specified
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file>]</file>	Name of the archive file

# **Categories**

**Project** 

# Description

Archives a project to store as backup, or to encapsulate the design and send it to a remote site. The tool parses the hierarchy of the design, copies the required source files, include files, and remote files from the library directories, copies the constraint files, copies the results of the various synthesis, simulation, and implementation runs, and then creates a ZIP file of the project.



**TIP:** An alternative method of archiving the project is using write\_project\_tcl to create a Tcl script that will recreate the project in its current form.



## **Arguments**

- -temp\_dir <arg> (Optional) Specify a temporary directory to copy files to when creating the project archive. The temporary directory will be created if it does not exist, and will be emptied when the archive process is complete. By default, the Vivado tool will create a temporary directory inside of the current working directory.
- -force (Optional) Overwrite an existing ZIP file of the same name. If the ZIP file exists, the tool returns an error unless the -force argument is specified.
- -exclude\_run\_results (Optional) Exclude the results of any synthesis or implementation runs. This command can greatly reduce the size of a project archive.
- -include\_config\_settings (Optional) Add any initialization Tcl commands (init.tcl) to the archive file under the /config settings folder.
- -include runs\_in\_progress (Optional ) Include data in the archive from the directories of incomplete runs. This switch will be ignored if -exclude run results is specified.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Optional) The name of the ZIP file to be created by the archive\_project command. If <file> is not specified, a ZIP file with the same name as the project is created.

# **Examples**

The following command archives the current project:

```
archive project
```

The following example specifies project\_3 as the current project, and then archives that project into a file called proj3.zip:

```
current_project project_3
archive project -force -exclude run results proj3.zip
```

**NOTE:** The use of the <code>-force</code> argument causes the tool to overwrite the <code>proj3.zip</code> file if one exists. The use of the <code>-exclude\_run\_results</code> argument causes the tool to leave any results from synthesis or implementation runs out of the archive. The various runs defined in the project are included in the archive, but not any of the results.

The following command archives the current project in the specified file, overwrites an existing file if needed, excludes the run results, and includes any configuration settings used when launching the Vivado tool:

```
archive_project -force mb1_archive.zip -temp_dir C:/Data/Temp \
    -exclude run results -include config settings
```



- current\_project
- write\_project\_tcl



# assign\_bd\_address

Automatically assign addresses to unmapped IP.

## **Syntax**

```
assign_bd_address [-target_address_space <arg>] [-boundary]
[-master_boundary] [-external] -dict <arg> [-range <arg>] [-offset
<arg>] [-quiet] [-verbose] [<objects>...]
```

#### **Returns**

The newly mapped segments, "" if failed

# **Usage**

Name	Description
[-target_address_space]	Target address space to place segment into
[-boundary]	assign peripherals to the exported slave hierarchical boundary of the design
[-master_boundary]	set hierarchical master boundary by assigning exported master interface segments to internal masters
[-external]	allow an external master interface to be mapped to more than one address
-dict	dictionary of offset range address pairs, e.g. {offset 0x00000000 range 32K offset 0x20000000 range 32K} used to map an external interface to more than one address
[-range]	Range of assignment. e.g. 4096, 4K, 16M, 1G
[-offset]	Offset of assignment. e.g. 0x00000000
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	The objects to assign

## **Categories**

**IPIntegrator** 

# **Description**

Assign unmapped IP address segments to address spaces in the IP Integrator subsystem design.

If the target address space is not specified, the IP Integrator feature will automatically assign the address segment to an available address space on a connected AXI master.



If no bd\_addr\_seg objects are specified the assign\_bd\_address command will assign all unmapped address segments to any connected AXI master address spaces.

This command returns the newly mapped address segments, or returns an error if it failed.

#### **Arguments**

-target\_address\_space <arg> - (Optional) The target address space to place the segment into.



**TIP:** If the target address space is not specified, the Vivado IP Integrator feature will automatically assign the address segment to an available address space.

-boundary - (Optional) Assign address spaces to the hierarchical boundary of the design. This lets you allocate address space for memory that exists outside of the block design. Map scoped external *slave* interfaces into the address space at contiguous offsets beginning at 0x000\_0000.

-master\_boundary - (Optional) For the scoped external *master* interfaces, a slave segment is created is mapped into internal masters on the scoped diagram, at the specified -offset and -range.

-external - (Optional) Enable multiple address ranges to be assigned to an external AXI port that connects to a Slave IP outside of the BD.

-offset <arg> - (Optional) Specify the memory offset of address space to assign the address segment to. For example, 0x00000000.

-range <arg> - (Optional) Range, or size, of address space to assign the address segment into. For example 4096, 4K, 16M, 1G.

-dict <arg> - (Optional) A dictionary of Offset/Range value pairs to be defined at one time.
The format of the offset/range value pair is as follows:

```
-dict {0x00000000 64M 0x20000000 64M}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - The block design address segment objects to assign to the target address space.

# **Example**

The following example automatically assigns the specified address segment object to an address space. In this example, the target space is not provided, so the IP Integrator feature automatically assigns the address segment to an available address space:

```
assign_bd_address [get_bd_addr_segs \
{/microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem }]
```



The following example assigns the specified block design address segment object to two separate address range, with specified offsets, on a single external address space:

```
assign_bd_address -external -offset 0x00000000 -range 64M \
[get_bd_addr_segs /M_AXI/Seg] -target_address_space [get_bd_addr_space /M0]
assign_bd_address -external -offset 0x20000000 -range 64M \
[get_bd_addr_segs /M_AXI/Seg] -target_address_space [get_bd_addr_space /M0]
```

This example is the same as the prior example, except that it uses the <code>-dict</code> argument to specify multiple offset/range value pairs in a single <code>assign</code> bd <code>address</code> command:

```
assign_bd_address -external -dict {0x00000000 64M 0x20000000 64M} \
[get bd addr segs /M AXI/Seg] -target address space [get bd addr space /M0]
```

- create\_bd\_addr\_seg
- exclude\_bd\_addr\_seg
- get\_bd\_addr\_segs
- get\_bd\_addr\_spaces
- include\_bd\_addr\_seg



# auto\_detect\_xpm

Auto detect the XPM Libraries that are used in the design and set the XPM\_LIBRARIES project property.

# **Syntax**

auto\_detect\_xpm [-quiet] [-verbose]

#### Returns

Nothing

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

FileIO, Project



# boot\_hw\_device

Issue JTAG Program command to hw\_device.

## **Syntax**

boot\_hw\_device [-disable\_done\_check] [-timeout <arg>] [-quiet]
[-verbose] <hw\_device>

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-disable_done_check]	Disable done check for boot device
[-timeout]	Time out for boot (seconds) Default: default
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_device></hw_device>	Target hw_device connection

## **Categories**

Hardware

## **Description**

Issue JTAG PROGRAM command to the hw\_device (FPGA).

The boot\_hw\_device command triggers the FPGA boot and board startup sequence. The boot sequence starts the FPGA configuration process to clear the device of any prior programming, and then to load a new program, depending on the mode pin settings.

The hw\_device will boot based on its mode pin settings. If the FPGA's mode pins on the device are set to JTAG mode, or the interface is not active (e.g. the PROM is not configured) the net effect of the boot\_hw\_device command is to clear the prior programming.

This command returns a 1 if it detects that the DONE pin has gone HIGH, or when the device has been cleared, otherwise it returns 0.

## **Arguments**

-disable\_done\_check - (Optional) Disable done check for boot device. Use this option when you intend to clear a programmed device without reprogramming it, in JTAG mode for instance.



-timeout <arg> - (Optional) Specify the timeout value in seconds for when the boot\_hw\_device command will stop trying to boot the device.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_device"><a href="hw\_device">hw\_device</a> object to send the JTAG boot command to. The hw\_device must be specified as an object as returned by the <code>get\_hw\_devices</code> or <code>current hw device</code> commands.

# **Example**

The following example creates a memory device and associates it with the current hw\_device, assigning various properties of the hw\_cfgmem object. Then it uses the write\_cfgmem command to format the design bitstream, and associate the cfgmem (.mcs) file with the PROGRAM.FILE property of the hw\_cfgmem object. Then it programs the hw\_cfgmem object with the data from the MCS file starting at the specified offset address. After programming, the boot\_hw\_device command is issued for the current\_hw\_device and the DONE pin is checked, and an appropriate message is returned:

```
set memObj [create_hw_cfgmem -hw_device [current_hw_device] \
    [lindex [get_cfgmem_parts {28f00ap30t-bpi-x16}] 0]]
set_property PROGRAM.BLANK_CHECK 1 $memObj
set_property PROGRAM.ERASE 1 $memObj
set_property PROGRAM.CFG_PROGRAM 1 $memObj
set_property PROGRAM.VERIFY 1 $memObj
write_cfgmem -force -format MCS -size 64 -interface BPIx16 \
    -loadbit "up 0x0 ./project_netlist.runs/impl_1/sinegen_demo.bit" \
    ./config_28f00ap30t
set_property PROGRAM.FILE ./config_28f00ap30t.mcs $memObj
program_hw_cfgmem -offset 0x002000 -hw_cfgmem $memObj
if {[boot_hw_device [current_hw_device]] == 1} {
    puts stderr "DONE signal is HIGH"
} else {
    puts stderr "DONE signal is LOW"
}
```

- connect\_hw\_server
- create\_hw\_cfgmem
- current\_hw\_device
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets
- program\_hw\_cfgmem



# calc\_config\_time

Calculate device configuration time (ms).

## **Syntax**

```
calc_config_time [-verbose] [-max] [-min] [-typical] [-por_used]
[-por_ramp <arg>] [-clk_freq <arg>] [-bitstream_size <arg>] [-quiet]
```

#### **Returns**

Report

## **Usage**

Name	Description
[-verbose]	Print out calculation parameters
[-max]	Calculate Maximum Configuration Time
[-min]	Calculate Minimum Configuration Time
[-typical]	Calculate Typical Configuration Time
[-por_used]	(Deprecated) Specify if Power On Reset (POR) is used by using a non-zero por_ramp
[-por_ramp]	Specify a Power On Reset (POR) ramp rate as 1 ms to 50 ms Default: 0 ms
[-clk_freq]	Specify a clock frequency for Slave mode, or for Master mode if using external master clock (MHz) Default: 0 MHz
[-bitstream_size]	Specify a bitstream size to override the default Default: 0
[-quiet]	Ignore command errors

# **Categories**

Bitgen, Report

# **Description**

Estimates the time in milliseconds (ms) to configure a Xilinx device for the current design.



**TIP:** The Device Configuration Mode must be defined for this command to work.



Some applications require that the Xilinx device be configured and operational within a short time. This command lets you estimate the configuration time for the device and design in question. The configuration time includes the device initialization time plus the configuration time. Configuration time depends on the size of the device and speed of the configuration logic. For more information on the configuration time refer to *UltraFast Design Methodology Guide for the Vivado Design Suite (UG949)*, the *UltraScale Architecture Configuration User Guide (UG570)*, or the *7 Series FPGAs Configuration User Guide (UG470)*.

Some of the settings needed to calculate the configuration time are stored as properties on the current design, such as the BITSTREAM.CONFIG.CONFIGRATE or BITSTREAM.CONFIG.EXTMASTERCCLK\_EN properties. In some master modes, the FPGA provides the configuration clock to control configuration, with the nominal configuration clock frequency specified by BITSTREAM.CONFIG.CONFIGRATE. The property can be defined in the *Edit Device Properties* dialog box of the Vivado Design Suite IDE, or by using <code>set\_property</code> to directly set the value of the specified property.

For a slave configuration mode, or for configuration modes using an external master clock, the needed clock frequency is specified by the <code>-clk\_freq</code> option.

This command returns a value in milliseconds if successful, or returns an error if it fails.

## **Arguments**

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

- -max (Optional) Reports the maximum configuration time as estimated by the command.
- -min (Optional) Reports the minimum configuration time as estimated by the command.
- -typical (Optional) Reports the typical configuration time as estimated by the command.
- -por\_ramp <arg> (Optional) Specify the power-on reset (POR) ramp rate as a value from 1 millisecond (ms) to 50 ms. The default is 0. You can reduce the power on reset time (Tpor) by controlling the ramp rate on the system. For specifications on the Tpor ramp options, see the FPGA configuration switching characteristics in the data sheet of the specific device in use.
- -clk\_freq <arg> (Optional) Specify a clock frequency in MHz for Slave mode, or when using an external master clock. The default is 0.

**NOTE:** When run in a master configuration mode, the clock frequency is specified through the BITSTREAM.CONFIG.CONFIGRATE property.

-bitstream size <arg> - (Optional) Specify a bitstream size in bits. The default is 0.



**TIP:** The bitstream size is derived automatically from the bitstream associated with the current design. Specifying this option will override the automatically derived value.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



# **Example**

The following example returns the maximum calculated configuration time for the current target part based on the specified external clock frequency:

calc\_config\_time -max -clk\_freq 50

- program\_hw\_cfgmem
- set\_property
- write\_bitstream



# check\_syntax

Check HDL syntax in the supplied fileset or active fileset.

#### **Syntax**

check syntax [-fileset <arg>] [-return string] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-fileset]	Fileset to check for syntax
[-return_string]	Return the syntax check messages as a string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Project** 

# Description

Parses Verilog, SystemVerilog, and VHDL source files and generates syntax warnings and error messages for the design.



**TIP:** The syntax is also checked automatically as the file is edited in the Vivado text editor, or when the file is saved.

This command returns warnings or errors related to the files it examines, or returns nothing if no problems are found.

# **Arguments**

-fileset <arg> - (Optional) Check the syntax of files in the specified fileset.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example checks the syntax of files in the simulation fileset:

check\_syntax -fileset sim\_1



# check\_timing

Check the design for possible timing problems.

## **Syntax**

check\_timing [-file <arg>] [-no\_header] [-loop\_limit <arg>] [-append]
[-name <arg>] [-override\_defaults <args>] [-include <args>] [-exclude
<args>] [-return\_string] [-rpx <arg>] [-verbose] [-quiet]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-no_header]	do not generate a report header
[-loop_limit]	Limit the number of loops reported for loops check Default: 100
[-append]	Append the results to file, don't overwrite the results file
[-name]	Output the results to GUI panel with this name
[-override_defaults]	Overrides the checks in the default timing checks listed below
[-include]	Add this list of checks to be performed along with default timing checks listed below
[-exclude]	Exclude this list of checks to be performed from the default timing checks listed below
[-return_string]	return report as string
[-rpx]	Filename to output interactive results to.
[-verbose]	Return a detailed list of all timing problems found
[-quiet]	Ignore command errors

# **Categories**

Report, Timing



# **Description**

Checks the design elements of ports, pins, and paths, against the current timing constraints. Use this command to identify possible problems with design data and timing constraints before running the report\_timing command. The check\_timing command runs a series of default timing checks, and reports a summary of any violations found. To get detailed information about violations, use the -verbose option.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to the GUI with the -name option, or to a file with -file.



#### Default Timing Checks:

- constant clock Checks for clock signals connected to a constant signal (gnd/vss/data).
- generated\_clocks Checks for loops, or circular definitions within the generated clock network. This check will return an error if a generated clock uses a second generated clock as its source, when the second generated clock uses the first clock as its source.
- latch loops Checks for and warns of combinational latch loops in the design.
- loops Checks for and warns of combinational feedback loops in the design.
- multiple\_clock Warns if multiple clocks reach a register clock pin. If more than one clock signal reaches a register clock pin it is unclear which clock will be used for analysis. In this case, use the set\_case\_analysis command so that only one clock will propagate to the register clock pin.
- no\_clock Reports unclocked registers. In this case, no setup or hold checks are performed on data pins related to the register clock pin.
- no\_input\_delay Reports the input ports without an input delay constraint. Input delays can be assigned using the set\_input\_delay command. Input ports that are unclocked will not be checked for input delays.
- no\_output\_delay Reports the output ports without an output delay constraint. Output delays can be assigned using the set\_output\_delay command. Output ports that are unclocked will not be checked for output delays.
- partial\_input\_delay Reports the input ports having partially defined input delay constraints. Assigning set\_input\_delay -max or set\_input\_delay -min to an input port, without assigning the other, creates a partially defined input delay. In such cases, paths starting from the input port may become unconstrained and no timing checks will be done against the port. Assigning set\_input\_delay without specifying either -min or -max allows the tool to assume both min and max delays, and so does not result in a partial input delay.

**NOTE:** Unclocked input ports are not checked for partial input delays.

• partial\_output\_delay - Reports the output ports having partially defined output delay constraints. Assigning set\_output\_delay -max or set\_output\_delay -min to an output port, without assigning the other, creates a partially defined output delay. In such cases, paths reaching the port may become unconstrained and no timing checks will be done against the port. Assigning set\_output\_delay without specifying either -min or -max allows the tool to assume both min and max delays, and so does not result in a partial output delay.

**NOTE:** Unclocked output ports are not checked for partial output delays.

- pulse\_width\_clock Reports clock pins that have only a pulse width check associated with the pin, and no setup or hold check, no recovery, removal, or clk->Q check.
- unconstrained\_internal\_endpoints This warning identifies timing path endpoints at register data pins that are not constrained. Endpoints at register data pins are constrained by clock assignment using the create\_clock command. Endpoints at output ports are checked and reported by the no output delay check.
- unexpandable\_clocks Reports clock sets in which the period is not expandable with respect to each other, when there is at least 1 path between the clock sets. A clock is unexpandable if no common multiples are found within 1000 cycles between the source and destination clocks.



## **Arguments**

-file <arg> - (Optional) Write the results to the specified file on disk. By default, the output of this command is written to the Tcl console.

**NOTE:** If the path is not specified as part of the file name, the tool will write the named file into the current working directory, or the directory from which the tool was launched.

-append - Append the results to the specified file. As a default the <code>check\_timing</code> command will overwrite an existing file when the <code>-file</code> argument is specified.

-no\_header - (Optional) Do not write the standard header to the report. This is a boolean option that is enabled by its use.

-loop\_limit <arg> - (Optional) The number of loops to identify and report during the loop and latch\_loop checks. The check\_timing command will continue to perform other checks after the -loop\_limit has been reached.

-name <arg> - (Optional) Creates the named report in the Timing Results view of the GUI.

-override\_defaults <args> - (Optional) Override the default timing checks and run only the specified checks.



**TIP:** Multiple checks should be enclosed in quotes, "", or braces, {}.

-include <args> - (Optional) Run the specified checks in addition to the current default checks.

-exclude <args> - (Optional) Exclude the specified checks from the default checks
performed by the check\_timing command. Specify the checks to be excluded from the
list of default checks.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-rpx < arg > - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the <code>open\_report</code> command. You should add a <code>.rpx</code> file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Return more detailed results from the checks that are run. Returns details of the problems found.



# **Examples**

The following example runs <code>check\_timing</code>, but excludes the specified checks from the default timing checks:

```
check timing -exclude {loops generated clocks}
```

The following example uses the -verbose argument to obtain detailed results running just the multiple\_clocks check, and then uses get clocks to look further into the issue:

```
check_timing -verbose -override_defaults {multiple_clock}
  Checking multiple_clock.
  There are 2 register/latch pins with multiple clocks.
  procEngine/mode_du/set_reg[0]/C
  provEngine/mode_du/set_reg[1]/C
get_clocks -of_objects [get_pin procEngine/mode_du/set_reg[0]/C]
  sysClk coreClk
```

- create\_clock
- get\_clocks
- open\_report
- report\_timing
- set\_case\_analysis
- set\_input\_delay
- set\_max\_delay
- set\_output\_delay



# checkpoint\_vcd

Create a VCD checkpoint (equivalent of Verilog \$dumpall system task).

## **Syntax**

checkpoint vcd [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Simulation

# Description

The checkpoint\_vcd command inserts current HDL object signal values into the Value Change Dump (VCD) file. Nothing is returned. This Tcl command is the equivalent of the Verilog \$dumpall system task, providing the initial values of the specified signals.

VCD is an ASCII file containing header information, variable definitions, and value change details of a set of HDL signals. The VCD file can be used to view simulation result in a VCD viewer or to estimate the power consumption of the design. See the *IEEE Standard for Verilog Hardware Description Language* (IEEE Std 1364-2005) for a description of the VCD file format.

You must execute the <code>open\_vcd</code> and <code>log\_vcd</code> commands before using the <code>checkpoint\_vcd</code> command. After you execute the <code>checkpoint\_vcd</code> command, run or rerun the simulation to capture the signal values.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

# **Examples**

The following is an example of the <code>checkpoint\_vcd</code> command where the command dumps signal values of specified HDL objects into the open VCD file:

checkpoint vcd

- flush\_vcd
- log\_vcd
- open\_vcd



# close\_bd\_design

Close a design.

#### **Syntax**

close bd design [-quiet] [-verbose] <name>

#### Returns

The design object, "" if failed

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of design to close

## **Categories**

**IPIntegrator** 

## **Description**

Closes the specified IP subsystem design in the IP Integrator feature of the Vivado Design Suite.

If the design has been modified, you will not be prompted to save the design prior to closing. You will need to run <code>save\_bd\_design</code> to save any changes made to the design before using the <code>close\_bd\_design</code> command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - The name of the IP subsystem design object to close.



# **Example**

The following example closes the current IP subsystem design in the current project:

close\_bd\_design [current\_bd\_design]

- create\_bd\_design
- current\_bd\_design
- get\_bd\_designs
- open\_bd\_design
- save\_bd\_design



# close\_design

Close the current design.

## **Syntax**

close\_design [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Project** 

# Description

Closes the currently active design. If the design has been modified, you will not be prompted to save the design prior to closing. You will need to run <code>save\_design</code> or <code>save\_design\_as</code> to save any changes made to the design before using the <code>close design</code> command.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



# **Examples**

The following example closes the current design:

```
close design
```

**NOTE:** If multiple designs are open, you can specify the current design with the current design command prior to using close design.

The following example sets the current design, then closes it:

```
current_design rtl_1
close design
```

current\_design sets rtl\_1 as the active design, then the close\_design command closes
it

#### See Also

current\_design



# close\_hw

Close the hardware tool.

#### **Syntax**

close hw [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Hardware

# Description

Close the Hardware Manager tool in the Vivado Design Suite.

Opening the Hardware Manager using the open\_hw command, is the first step in programming and/or debugging your design in Xilinx FPGA hardware. For more information refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)*.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Example**

The following example closes the Hardware Manager in the Vivado Design Suite:

close\_hw

- connect\_hw\_server
- open\_hw



# close\_hw\_target

Close a hardware target.

## **Syntax**

close hw target [-quiet] [-verbose] [<hw target>]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_target>]</hw_target>	hardware target Default: current hardware target

#### **Categories**

Hardware

# **Description**

Close the connection to the current or specified hardware target that was previously opened using the <code>open\_hw\_target</code> command.

The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the hw server application. Refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for a list of supported JTAG download cables and devices.

This command returns connection messages from the hardware server, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_target"><a href="hw\_target">hw\_target</a> object to close the connection to. The hw\_target must be specified as an object as returned by the <code>get\_hw\_targets</code> or <code>current\_hw\_target</code> commands. If no target is specified, the open connection to the <code>current\_hw\_target</code> will be closed.

# **Example**

The following example closes the current hardware target:

close\_hw\_target

- get\_hw\_targets
- open\_hw\_target
- refresh\_hw\_target



# close\_project

Close current opened project.

#### **Syntax**

close project [-delete] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-delete]	Delete the project from disk also
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**Project** 

# **Description**

Closes the current open project.



**TIP:** Any user-defined Tcl variables that are in the global namespace (i.e. not in a project-specific namespace) are not reset or cleared by this command. Global variables are persistent with the invocation of Vivado and are only cleared when the Vivado Design Suite is closed. You can also use the unset command to expressly clear a specific Tcl variable.

# **Arguments**

-delete - (Optional) Delete the project data from the hard disk after closing the project.

**NOTE:** Use this argument with caution. You will not be prompted to confirm the deletion of project data.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following command closes the active project:

```
close project
```

This example closes the current project. If you have multiple projects open, the close\_project command applies to the current project which can be defined with the current\_project command.

The following example sets project\_1 as the current project, and then closes the project and deletes it from the computer hard disk:

```
current_project project_1
close project -delete
```

**NOTE:** Use the -delete argument with caution. You will not be prompted to confirm the deletion of project data.

#### See Also

current\_project



# close\_saif

Flush SAIF toggle information to the SAIF output file and close the file.

## **Syntax**

close saif [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Simulation

# Description

Closes the open SAIF file.

Only one SAIF file can be open in the Vivado simulator at one time, using <code>open\_saif</code>. You must close the currently opened SAIF file before opening another file.

This command returns nothing if it is successful, or an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following is an example:

close\_saif

- log\_saif
- open\_saif



# close\_sim

Unload the current simulation without exiting Vivado.

## **Syntax**

close sim [-force] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-force]	Forces the closing of the simulation, even if changes would be lost. Default behavior is to reject the closing with an error if changes would be lost.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Simulation

# **Description**

Close the current Vivado simulation.

**NOTE:** This command does not support third party simulators.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example closes the current simulation:

close\_sim

## See Also

current\_sim



# close\_vcd

Flush VCD information to the VCD output file and close the file.

## **Syntax**

close vcd [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Simulation

# **Description**

Closes the open Value Change Dump (VCD) file.

Only one VCD file can be open in the Vivado simulator at one time. You must close the currently opened VCD file before opening another file.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example closes the current VCD object:

close vcd



## See Also

open\_vcd



# close\_wave\_config

Closes the wave config.

## **Syntax**

close wave config [-force] [-quiet] [-verbose] [<wcfgobj>]

#### Returns

Nothing

### **Usage**

Name	Description
[-force]	Forces the closing of the wave configuration, even if changes would be lost. Default behavior is to reject the closing with an error if changes would be lost.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <wcfgobj>]</wcfgobj>	Closes and destroys the specified wave configuration object, or the current wave configuration if none specified Default: NULL

# **Categories**

Waveform

## **Description**

Close the current, or specified wave configuration.

In the Vivado™ simulator GUI, you can work with a waveform to analyze your design and debug your code. A wave configuration object displays with top-level HDL objects, and can be further populated using commands like add\_wave and add\_wave\_divider. A new wave configuration object can be created in the current simulation with the create\_wave\_config command.

Any changes made to a wave configuration object can be saved to a Wave Config file with the save\_wave\_config command. You can open a saved Wave Config file with the open\_wave\_config command.

# **Arguments**

-force - (Optional) Forces the closing of the Wave Config file, even if changes would be lost. The default behavior is to return an error if unsaved changes would be lost.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<wcfgobj> - (Optional) Specify a Wave Config object to close. The default is to close the
current Wave Config file as returned by the current wave config command.

**NOTE:** The wave configuration must be specified as an object using the <code>get\_wave\_configs</code> command.

## **Examples**

The following example closes all Wave Config files associated with the current simulation:

close\_wave\_config [get\_wave\_configs]

- create\_wave\_config
- current\_wave\_config
- get\_wave\_configs
- open\_wave\_config
- open\_wave\_database
- save\_wave\_config



# commit\_hw\_mig

Commit the property changes of the current hardware object. Inputs can be any mig, device, target, or server hardware object. At least one object is required.

## **Syntax**

commit\_hw\_mig [-quiet] [-verbose] <hw\_objects>

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware objects

## **Categories**

Hardware

# **Description**

Commit the current values of properties defined on the specified memory IP debug core hardware objects in the Hardware Manager feature of the Vivado Design Suite to the current hardware device.

The commit\_hw\_mig command takes the current property values defined on a hw\_mig object in the Vivado logic analyzer, and commits them to the current hardware device connected to the hardware server.

When you change the property values on the hw\_mig object, like the CONFIG.\* properties, they are not written to the hardware device until you use the commit hw mig command.

This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<a href="hw\_objects">- (Optional) Inputs can be any hw\_mig, hw\_device, hw\_target, or hw\_server object. If no object is specified, the current hw\_device is targeted.</a>

**NOTE:** The objects must be specified using the appropriate get\_hw\_xxx command, for instance get hw sysmon, rather than specified by name.

#### **Example**

The following example commits the current properties on the hw\_mig object to the current hardware device:

commit\_hw\_mig [lindex [get\_hw\_migs] 0]

- connect\_hw\_server
- current\_hw\_device
- get\_hw\_migs
- implement\_mig\_cores
- refresh\_hw\_mig
- report\_hw\_mig
- set\_property



# commit\_hw\_sio

Commit the property changes of the current hardware object. Inputs can be any serial I/O (except scan and sweep), device, target, or server hardware object. At least one object is required.

## **Syntax**

commit\_hw\_sio [-quiet] [-verbose] <hw\_objects>

#### **Returns**

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware objects

## **Categories**

Hardware

# **Description**

Commit the current values of properties defined on the specified serial I/O hardware objects in the Hardware Manager feature of the Vivado Design Suite to the current hardware device.

Specified objects can include any serial I/O object such as GTs, RXs, TXs, PLLs, or Commons, excluding hw\_sio\_scan and hw\_sio\_sweep objects. SIO objects also include device, target, or server hardware objects.

The SIO IBERT core operates on an object property-based set/commit use model. You can set the property values on the hardware objects using the <code>set\_property</code> command. You can then drive those values onto the current hardware device using the <code>commit\_hw\_sio</code> command.



**TIP:** To update the properties on the hardware object with the actual value on the device use the refresh\_hw\_sio command.

This command returns nothing if successful, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_objects"> - (Required) Specify one or more hw\_sio objects to refresh. The hw\_sio objects must be specified as objects returned by one of the get hw sio \* commands.</a>

# **Example**

The following example sets the value of the CPLL\_REFCLK\_DIV property on the specified serial I/O GT object, and then commits the values of all properties on that object to the current hardware device:

```
set_property CPLL_REFCLK_DIV 3 [get_hw_sio_gts *MGT_X0Y8]
commit_hw_sio [list [get_hw_sio_gts *MGT_X0Y8]] ]
```

- current hw device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property
- set\_property



# commit\_hw\_sysmon

Commit the property changes of the current hardware object. Inputs can be hw\_server, hw\_target, hw\_device or hw\_sysmon objects. At least one object is required.

## **Syntax**

commit\_hw\_sysmon [-quiet] [-verbose] <hw\_objects>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware objects

## **Categories**

Hardware

# **Description**

The commit\_hw\_sysmon command takes the current property values defined on a hw\_sysmon object, and commits them to the system monitor registers on the hardware device.

When you change the property values on the hw\_sysmon object, like the CONFIG.\* properties, they are not written to the hardware device until you use the commit\_hw\_sysmon command.

This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<a href="hw\_objects"><a href="hw\_objects">hw\_objects</a> - (Optional) Commit the properties of the specified hw\_sysmon object. The system monitor object can be specified as the hw\_sysmon object, or as the system monitor through the associated hw\_device, hw\_target, or hw\_server objects.

**NOTE:** The objects must be specified using the appropriate get\_hw\_xxx command, for instance get hw sysmon, rather than specified by name.

## **Example**

The following example sets the unipolar/bipolar configuration register property on the hw\_sysmon object, and then commits that value to the system monitor of the current hardware device:

```
set_property CONFIG_REG.BU 1 [get_hw_sysmon]
commit hw sysmon [lindex [get hw sysmons] 0]
```

- connect\_hw\_server
- current\_hw\_device
- get\_hw\_sysmons
- get\_hw\_sysmon\_reg
- refresh\_hw\_sysmon
- set\_hw\_sysmon\_reg
- set\_property



# commit\_hw\_vio

Write hardware VIO probe OUTPUT\_VALUE properties values to VIO core(s).

## **Syntax**

commit hw vio [-quiet] [-verbose] <hw objects>...

#### Returns

**Nothing** 

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	List of hardware VIO and hardware probe objects.

# **Categories**

Hardware

# Description

Commit the current values defined on the probes of the VIO Debug core to the current hardware device.

The Virtual Input/Output (VIO) debug core can both monitor and drive internal signals on a programmed Xilinx FPGA device in real time. The VIO core uses hardware probes, hw\_probe objects, to monitor and drive signals on the device. Input probes monitor signals as inputs to the VIO core. Output probes drive signals to specified values from the VIO core.

The VIO core operates on an object property-based set/commit use model. You can set the OUTPUT\_VALUE property on the output probes of the VIO core using the set\_property command. You can then drive those values onto probed signals on the hardware device using the commit hw vio command.

This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_objects"><a href="hw\_objects">hw\_objects</a> - (Optional) Specify the hw\_vio debug core, or the hw\_probe objects, to commit the OUTPUT\_VALUE properties onto the hw\_device. You can commit the values of one or more hardware probes, or you can commit the values on all the probes of the VIO core by specifying the hw\_vio object.

**NOTE:** The objects must be specified using the <code>get\_hw\_vios</code> or <code>get\_hw\_probes</code> commands, rather than specified by name.

# **Example**

The following example demonstrates the OUTPUT\_VALUE property of the reset hw\_probe being set high and committed to the hw\_device, to trigger the reset process. Then the value is set low to release the reset:

```
set_property OUTPUT_VALUE 1 [get_hw_probes fast_cnt_reset \
    -of_objects [get_hw_vios hw_vio_1]]
commit_hw_vio [get_hw_probes {fast_cnt_reset} \
    -of_objects [get_hw_vios hw_vio_1]]
set_property OUTPUT_VALUE 0 [get_hw_probes fast_cnt_reset \
    -of_objects [get_hw_vios hw_vio_1]]
commit hw vio [get hw vios hw vio 1]
```

**NOTE:** In the first occurrence of the commit\_hw\_vio command, a single hardware probe is specified as the object, while the whole hw\_vio debug core is specified in the second occurrence of the command.

- connect\_hw\_server
- current\_hw\_device
- get\_hw\_probes
- get\_hw\_vios
- program\_hw\_devices
- refresh\_hw\_vio
- reset\_hw\_vio\_activity
- reset\_hw\_vio\_outputs
- set\_property



# compile\_c

Compile C code into RTL.

#### **Syntax**

compile c [-force] [-quiet] [-verbose] <objects>

#### Returns

Nothing

## **Usage**

Name	Description
[-force]	Force generate product state regeneration
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	The objects which need C to RTL conversion

# **Categories**

Project, IPFlow, IPIntegrator

# **Description**

In IP cores that are imported from Vivado HLS, the compile\_c command detects C, C++, and SystemC files and converts those files to RTL for synthesis by the Vivado Design Suite.

This lets you use Vivado HLS to describe IP cores in a high-level language, like C or C++ rather than RTL.

When HLS-based IP cores are generated, they only deliver the C source. When the HLS-based IP is synthesized, either in the out-of-context flow, or with the top-level design, the <code>compile\_c</code> command launches Vivado HLS to convert the C source files into RTL, and import the resulting RTL sources back into the design prior to synthesis.



**RECOMMENDED:** The <code>compile\_c</code> command is automatically called by the Vivado Design Suite when it encounters IP with C code from the Vivado HLS system. You should not need to manually call this command.

# **Arguments**

-force - (Optional) Force regeneration of the RTL in the HLS-based IP.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) Specify the IP objects in the current project to convert files from C, C++, or SystemC to RTL code.

## **Example**

The following example gets the C-language files from the specified IP object and converts them to RTL:

compile\_c [get\_ips instance\_name]

#### See Also

get\_ips



# compile\_simlib

Compile simulation libraries.

## **Syntax**

```
compile_simlib [-directory <arg>] [-family <arg>] [-force] [-language
<arg>] [-library <arg>] [-print_library_info <arg>] -simulator
<arg> [-simulator_exec_path <arg>] [-source_library_path <arg>]
[-no_ip_compile] [-32bit] [-quiet] [-verbose]
```

#### Returns

Nothing

## **Usage**

Name	Description
[-directory]	Directory path for saving the compiled results Default: .
[-family]	Select device architecture Default: all
[-force]	Overwrite the pre-compiled libraries
[-language]	Compile libraries for this language Default: all
[-library]	Select library to compile Default: all
[-print_library_info]	Print Pre-Compiled library information
-simulator	Compile libraries for this simulator
[-simulator_exec_path]	Use simulator executables from this directory
[-source_library_path]	If specified, this directory will be searched for the library source files before searching the default path(s) found in environment variable XILINX_VIVADO for Vivado
[-no_ip_compile]	Do not compile IP static files from repository
[-32bit]	Perform the 32-bit compilation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Simulation

# **Description**

Compile Xilinx® simulation libraries for the cells and IP used in the current project, or from a specified directory for use in multiple design projects.



The Vivado Design Suite provides simulation models as a set of files and libraries that contain the behavioral and timing models for use by the Vivado simulator. The <code>compile\_simlib</code> command compiles these libraries for use by third-party simulators prior to design simulation. Libraries must generally be compiled or recompiled with a new software release to update simulation models and to support a new version of a simulator.



**IMPORTANT:** You should rerun the <code>compile\_simlib</code> command any time a new third party simulator will be used, or a new Vivado Design Suite version or update is installed.

When this command is run from a current project, the tool will use the device family, target language, and library settings specified by the project as the default values, rather than the default settings of the command defined below. The default settings can be overridden by specifying the necessary options when the command is run.

The compile\_simlib command uses simulator compilation directives when compiling the simulation libraries. You can edit the default configuration settings using the config compile simlib command.

The command returns information related to the compiled libraries, or an error if it fails.

## **Arguments**

-directory <arg> - (Optional) Directory path for saving the compiled library results.

**NOTE:** By default, the libraries are saved in the current working directory in Non-Project mode, and the libraries are saved in "project>//cache/compile\_simlib" directory in Project mode. Refer to the Vivado Design Suite User Guide: Design Flows Overview (UG892) for more information on Project and Non-Project modes.



-family <arg> - (Optional) Compile selected libraries to the specified device family. All device families will be generated by default. The following are the device families that can be specified:

- all (generate libraries for all device families, the default)
- virtexuplus (for Virtex® UltraScale+™ devices)
- virtexu (for Virtex UltraScale<sup>™</sup> devices)
- virtex7 (for Virtex-7)
- virtex7l (for Virtex-7 Lower Power)
- qvirtex7 (for Virtex-7 Defense Grade)
- qvirtex7l (for Virtex-7 Lower Power Defense Grade)
- kintexuplus (for Kintex® UltraScale+ devices)
- kintexu (for Kintex UltraScale devices)
- kintex7 (for Kintex-7)
- kintex7l (for Kintex-7 Lower Power)
- qkintex7 (for Kintex-7 Defense Grade)
- qkintex7l (for Kintex-7 Lower Power Defense Grade)
- artix7 (for Artix®-7)
- artix7l (for Artix-7 Lower Power)
- qartix7 (for Artix-7 Defense Grade)
- qartix7l (for Artix-7 Lower Power Defense Grade)
- zynguplus (for Zyng® UltraScale+ devices)
- zyng (for Zyng devices)
- azynq (for Zynq Automotive)
- qzynq (for Zynq Defense Grade)
- -force (Optional) Overwrite the current pre-compiled libraries.
- -language [ verilog | vhdl | all ] (Optional) Compile libraries for the specified language. If this option is not specified then the language will be set according to the simulator selected with -simulator. For multi-language simulators both Verilog and VHDL libraries will be compiled.
- -library <arg> (Optional) Specify the simulation library to compile. As a default, the compile\_simlib command will compile all simulation libraries. Valid values are:
- all (the default)
- unisim
- simprim

To specify multiple libraries, repeat the -lib options for each library. For example:

- .. -library unisim -library simprim ..
- -print\_library\_info (Optional) Print the library information for the compiled simulation library.



-simulator <arg> - (Required) Compile libraries for the specified simulator. Valid simulator values are:

- modelsim Version 10.5c and later
- questa Version 10.5c and later
- ies (Linux only) Version 15.20.014 or later
- vcs mx (Linux only) Version L-2016.06-SP1 or later
- riviera Version 2016.10 or later
- active\_hdl (Windows only) Version 10.4

-simulator\_exec\_path <arg> - (Optional) Specify the directory to locate the third-party compiler and simulator executables. This option is required if the target simulator is not specified in the \$PATH or %PATH% environment variable; or to override the path from the \$PATH or %PATH% environment variable.

-source\_library\_path <arg> - (Optional) If specified, this directory will be searched for the library source files before searching the default path(s) defined by the environment variables (\$XILINX or \$XILINX\_VIVADO).

**NOTE:** Do not use this option unless explicitly instructed to by Xilinx Technical Support.

-no\_ip\_compile - (Optional) Disables the compilation of simulation files for IP in the design or the specified repositories. By default, the compile\_simlib command compiles the static simulation files for all IP in the IP Catalog, including added user and third-party repositories. Use this option to disable that feature.

-32bit - (Optional) Perform simulator compilation in 32-bit mode instead of the default 64-bit compilation.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example shows how to compile UNISIM and SIMPRIM libraries for ModelSim (VHDL) for a design using a Virtex-7 device:

compile\_simlib -simulator modelsim -family virtex7 -library unisim \
 -library simprim -language vhdl

- config\_compile\_simlib
- export\_simulation
- launch\_simulation



# config\_compile\_simlib

Configure settings for compile\_simlib.

## **Syntax**

config\_compile\_simlib [-cfgopt <arg>] [-simulator <arg>] [-reset]
[-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-cfgopt]	Configuration option in form of simulator.language.library.options
[-simulator]	Display the configurations for specified simulator
[-reset]	Reset all configurations
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Simulation

# Description

Configure third party simulator options for use by the compile simlib command.

The Vivado Design Suite has a pre-defined configuration file for the <code>compile\_simlib</code> command, with compilation options defined for supported third-party simulators, languages, and libraries. The <code>config\_compile\_simlib</code> command is provided to let you change the configuration options for specific combinations of simulator, language, and library.

Use the config\_compile\_simlib command without any arguments to return all current configuration options.

# **Arguments**

-cfgopt <arg> - (Optional) Specify the configuration options for a specific third party simulator, language, and library combination. The -cfgopt argument is specified as a string made up of four parts in the form:

{<simulator.language.library.options> }



#### Where:

- <Simulator> Specify the third-party simulator to configure options for. Refer to the compile\_simlib command for currently supported versions of third-party simulators. Valid values are:
  - modelsim
  - questa
  - ies
  - vcs mx
  - riviera
  - active hdl
- <Language> Specify the language to set the simulation options for. Valid values are verilog or vhdl.
- <Library> Specify the library to compile. Valid values for library are:
  - axi bfm
  - ieee
  - simprim
  - std
  - unisim
  - vl
- Options Configuration options specific to the simulator, language, and library specified. The following are the default compilation options available for different <Simulator.Language.Library> combinations:
  - Active HDL: -v2k5 (verilog), +define+XIL\_TIMING, -93 (vhdl), -nowarn ELAB1\_0026 (vhdl)
  - Incisive Enterprise Simulator: -MESSAGES, -NOLOG, -DEFINE XIL\_TIMING, -v93 (vhdl), -RELAX (vhdl)
  - ModelSim: -novopt, -quiet, +define+XIL\_TIMING, -93 (vhdl), -source (simprim, unisim)
  - Questa: -novopt, -quiet, +define+XIL\_TIMING, -93 (vhdl), -source (simprim, unisim)
  - Riviera: -v2k5 (verilog), +define+XIL\_TIMING, -93 (vhdl), -nowarn ELAB1\_0026 (vhdl)
  - VCS MX: -sverilog (verilog), -nc, +v2k (simprim, unisim), +define+XIL\_TIMING

**NOTE:** Refer to the third-party simulator documentation for other compilation options that may be supported.

- -simulator <arg> (Optional) This option acts as a filter to return only the configuration options associated with the specified simulator. Refer to the -cfgopt option for a list of valid simulator values.
- -reset (Optional) Restore all settings to the default configuration options of the Vivado Design Suite.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example configures the compilation options for the Modelsim simulator, Verilog language, and Unisim library:

```
config compile simlib -cfgopt {modelsim.verilog.unisim: -quiet}
```

The following example configures the compilation options for multiple simulation libraries:

```
config_compile_simlib -cfgopt {modelsim.verilog.synopsys: -quiet} \
-cfgopt {modelsim.verilog.simprim:-source +define+XIL TIMING}
```

#### See Also

compile\_simlib



# config\_design\_analysis

This command configures general features of design analysis.

#### **Syntax**

config\_design\_analysis [-max\_common\_paths <arg>] [-quiet] [-verbose]

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-max_common_paths]	Number of paths to consider for finding common paths across phases (< 20000) Default: 1000
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Timing** 

# **Description**

This command configures features of the report design analysis command.

The design analysis report analyzes timing paths at various stages in the Vivado tool flow, including synthesis, optimization, placement, routing. The <code>-max\_common\_paths</code> option specifies how many setup timing paths to capture at each stage in the flow.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-max\_common\_paths <arg> - (Optional) The number of paths to consider when examining the distribution of common paths across phases of implementation. Specified as an integer value less than 20,000, the default is 1000.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

# **Examples**

The following example ignores the package delays during timing analysis:

config\_design\_analysis 500

#### See Also

report\_design\_analysis



# config\_hw\_sio\_gts

Configure the device GTs for the specified device.

## **Syntax**

config\_hw\_sio\_gts [-dict <args>] [-quiet] [-verbose] <hw\_device>

#### Returns

Nothing

# **Usage**

Name	Description
[-dict]	list of name/value pairs of GT settings and values to use to configure GTs
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_device></hw_device>	hardware device object

# **Categories**

Hardware



# config\_ip\_cache

Manage the IP instance Synthesis cache.

## **Syntax**

config\_ip\_cache [-use\_cache\_location <arg>] [-use\_project\_cache]
[-disable\_cache] [-clear\_output\_repo] [-clear\_local\_cache]
[-cache\_has\_match] [-cache\_was\_used] [-remove] [-purge] [-vlnv
<arg>] [-old\_swvers] [-unused] [-swver <arg>] [-num\_days\_old <arg>]
[-num\_days\_unused <arg>] [-obs\_synth\_crc] [-disk\_usage\_output\_repo]
[-report] [-rptfile <arg>] [-filter <arg>] [-regexp] [-nocase]
[-import\_from\_project] [-get\_id] [-quiet] [-verbose] [<ip>]

#### Returns

Nothing

# **Usage**

Name	Description
[-use_cache_location]	Set current project properties to use the specified cache location
[-use_project_cache]	Set current project properties to use the default project IP cache location
[-disable_cache]	Disable cache use.
[-clear_output_repo]	Delete from disk and in memory all cache entries that exist in the current project's designated cache (local or remote).
[-clear_local_cache]	Delete from disk and in memory all local cache entries for this project.
[-cache_has_match]	Returns the IP cache object if the cache has an entry that would work for this IP instance.
[-cache_was_used]	Returns the IP cache object if the cache was used to get the DCP file for this IP instance.
[-remove]	Remove the corresponding cache entry for the specified IP instance or specified cachedInst; return cache ID string if successful, otherwise blank.
[-purge]	Delete all cache entries that match the specified type(s): -vlnv, -obs_swvers, -obs_synth_crc, and/or -swver. Returns the number of entries deleted.
[-vlnv]	Used with -purge, specifies the VLNV of the cache entries to delete. May use a wildcard ('*') as one or more fields in the VLNV).
[-old_swvers]	Used with -purge to delete cache entries created with old Vivado SW Versions.



Name	Description
[-unused]	Used with -purge to delete cache entries that have never been used.
[-swver]	Used with -purge to delete any cache entries created from this specific Vivado SW Version (i.e., '2017.1.0').
[-num_days_old]	Used with -purge to delete any cache entries that are this number of days old or older.
[-num_days_unused]	Used with -purge to delete any cache entries that have not been used for this number of days or longer.
[-obs_synth_crc]	Used with -purge to delete cache entries whose component synth checksum is not the same as the IP Catalog's current component synthesis checksum.
[-disk_usage_output_repo]	Return total disk usage in MB for all cache entries in the current project's ip_output_repo.
[-report]	Report cache statistics for the specified IP or cache object, or for entire cache if none specified. If -rptfile is specified, write statistics to that file.
[-rptfile]	Used with -report, specifies the file to write the cache statistics to.
[-filter]	Filter result of '-list'
[-regexp]	Use regular expressions instead of globs in '-filter' argument(s)
[-nocase]	Use case insensitive matching in '-filter' argument(s)
[-import_from_project]	Import existing synthesized IP from the project into the cache.
[-get_id]	Calculate and return IP cache ID string for specified <ip></ip>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <ip>]</ip>	IP instance object, IP file, or IP name pattern

# **Categories**

Object, IPFlow



# config\_timing\_analysis

Configure timing analysis general settings.

## **Syntax**

#### Returns

Nothing

#### **Usage**

Name	Description
<pre>[-enable_input_delay_default _clock]</pre>	Launch SDC unclocked input delays from an internally defined clock: Values: true, false; This option is not supported for UCF constraints
[-enable_preset_clear_arcs]	Time paths through asynchronous preset or clear timing arcs: true, false;
[-ignore_io_paths]	Ignore paths from primary inputs and paths to primary outputs: Values: true, false
[-disable_flight_delays]	Disable adding package times to IO Calculations : Values: true, false;
<pre>[-timing_early_launch_at     _borrowing_latches]</pre>	Remove clock latency pessimism from the launching enable of paths through transparent latches. Values: auto, true, false Default: auto
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Timing

# Description

This command configures general features of timing analysis.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.



# **Arguments**

-enable\_input\_delay\_default\_clock [ true | false ] - (Optional) Launch un-clocked input delays from an internally defined clock for timing analysis. The valid values are true or false, with a default setting of false.

-enable\_preset\_clear\_arcs [ true | false ] - (Optional) Enable timing paths through asynchronous preset or clear timing arcs. The valid values are true or false, with a default setting of false. By default the timing arcs of asynchronous resets are disabled in the Vivado timing engine. This option lets you enable them for timing analysis to see if problems caused by the assertion of the asynchronous reset exist in the design.

-ignore\_io\_paths [ true | false ] - (Optional) Ignore paths from primary inputs and paths to primary outputs. This lets you eliminate the net delay from the input port and to the output port as part of the timing path.

-disable\_flight\_delays [ true | false ] - (Optional) Do not add package delays
to I/O calculations when this option is true.

-timing\_early\_launch\_at\_borrowing\_latches [ auto | true | false ] - (Optional) Remove clock latency pessimism from the launching enable of paths through transparent latches. In an enabled latch the timing path for setup/hold calculations originates from the D pin of the latch instead of G pin. This option affects those timing paths. This option can be set to true to compensate for timing optimism when CRPR is not enabled, the Vivado timing engine uses the early launch edge from when the latch opens to calculate the launch clock latency. However, when CRPR is enabled, which is the default in the Vivado timer, this option is too conservative and should be set to false. The default setting is auto which lets the Vivado timing engine determine when to eliminate CRPR from paths through enabled latches.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example ignores the package delays during timing analysis:

config\_timing\_analysis -disable\_flight\_delays true

- config\_timing\_corners
- report\_timing
- report\_timing\_summary



# config\_timing\_corners

Configure single / multi corner timing analysis settings.

## **Syntax**

config\_timing\_corners [-corner <arg>] [-delay\_type <arg>] [-setup]
[-hold] [-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-corner]	Name of the timing corner to be modified : Values: Slow, Fast
[-delay_type]	Type of path delays to be analyzed for specified timing corner: Values: none, max, min, min_max
[-setup]	Enable timing corner for setup analysis (equivalent to -delay_type max)
[-hold]	Enable timing corner for hold analysis (equivalent to -delay_type min)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Timing** 

## **Description**

This command configures the Slow and Fast timing corners in the current design for single or multi-corner timing analysis. A synthesized or implemented design must be opened when running this command.



The variation in the manufacturing process of the physical device, and the voltage and temperature at which the device is operating, combine to create a timing corner. These three variables (PVT) determine the delay across the device. The fast corner represents a device operating with the smallest manufacturing process tolerances, the highest voltage, and the lowest temperature. The slow corner represents a device operating with the greatest manufacturing tolerances, the lowest voltage, and the highest temperature. By default the Vivado Design Suite performs both a setup and hold analysis for both slow and fast process corners, also known as quad analysis:

```
config_timing_corners -corner Slow -setup -hold
config timing corners -corner Fast -setup -hold
```

The <code>config\_timing\_corners</code> command can be used to limit the default four corner analysis performed by the Vivado timing engine as appropriate to the design, to improve timing performance. To change or disable the default analysis for both corners, you must configure both the Fast and Slow corners:

```
config_timing_corners -corner Slow -delay_type max
config timing corners -corner Fast -delay type none
```

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

#### **Arguments**

-corner [ Slow | Fast ] - (Optional) Specifies the timing corner to be configured. Valid values are "Slow" and "Fast". If -corner is not specified, the -delay\_type applies to both corners.

**NOTE:** The names of the corners are case sensitive.

-delay\_type <value> - (Optional) Specify the type of path delays to be analyzed for the specified timing corner. Valid values are "none", "max", "min" and "min\_max". A -delay\_type of "none" excludes the specified -corner from timing analysis.



**TIP:** Although -delay\_type and -setup/-hold are both optional, one of these options are required to configure the specified corner.

- -setup (Optional) Specifies setup analysis for the specified timing corner. This is the same as -delay\_type max.
- -hold (Optional) Specifies hold analysis for the timing corner. This is the same as -delay\_type min.



**TIP:** You can specify both -setup and -hold which is the same as -delay\_type min\_max.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



## **Examples**

The following example configures the Slow timing corner for both setup and hold analysis:

```
config_timing_corners -corner Slow -setup -hold
config timing corners -corner Slow -delay type min max
```

**NOTE:** The two preceding examples have the same effect.

The following example configures the Fast corner for min delay analysis, and disables the Slow corner analysis:

```
config_timing_corners -corner Fast -delay_type min
config timing corners -corner Slow -delay type none
```

- config\_timing\_analysis
- report\_timing



# config\_webtalk

Enable/disable WebTalk to send software, IP and device usage statistics to Xilinx.

#### **Syntax**

config\_webtalk [-info] [-user <arg>] [-install <arg>] [-quiet]
[-verbose]

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-info]	Show whether WebTalk is currently enabled or disabled
[-user]	Enable/disable WebTalk for the current user. Specify either 'on' to enable or 'off' to disable. Default: empty
[-install]	Enable/disable WebTalk for all users of the current installation. Specify either 'on' to enable or 'off' to disable. If you specify 'off', individual users will not be able to enable WebTalk using the -user option. You may need administrator rights to use this option. Default: empty
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**FileIO** 

## Description

WebTalk is a secure design data collection feature of Xilinx software that helps Xilinx understand how you are using Xilinx devices, software, and Intellectual Property (IP).

This command returns the current state of the WebTalk feature for the current user and software installation. You can also enable or disable WebTalk to send software, IP and device usage statistics to Xilinx. No data is sent if you disable WebTalk, except for the use of the WebPACK license to generate a bitstream.

Participation in WebTalk is voluntary, except for the use of the WebPACK license. WebTalk data transmission is mandatory, and is always enabled for WebPACK users. WebTalk ignores user and install preference when a bitstream is generated using the WebPACK license.

**NOTE:** If a design is using a device contained in WebPACK and a WebPACK license is available, the WebPACK license will be used. To change this, please see answer record 34746.



#### **Arguments**

-info - (Optional) Returns information about the current Webtalk configuration. The state of WebTalk is dependent on both the user and install setting. If either of these settings is disabled, then WebTalk is disabled.

-user arg - (Optional) Enables or disables WebTalk for the current user.

-install - (Optional) Enables or disables WebTalk for the current software installation.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

#### **Examples**

The following example returns the current state of the WebTalk configuration:

```
config_webtalk -info
INFO: [Coretcl-120] Webtalk has been disabled by the current user.
INFO: [Coretcl-123] Webtalk has been enabled for the current installation.
INFO: [Coretcl-110] This combination of user/install settings means that
WebTalk is currently disabled.
```

The following example enables WebTalk for the current user:

```
config webtalk -user on
```



# connect\_bd\_intf\_net

Connect intf\_port and intf\_pin list.

#### **Syntax**

connect\_bd\_intf\_net [-intf\_net <arg>] [-boundary\_type <arg>] [-quiet]
[-verbose] <object1> <object2>

#### Returns

TCL\_OK, TCL\_ERROR if failed

#### **Usage**

Name	Description
[-intf_net]	The single intf_net that all objects connect to
[-boundary_type]	Used when source object is on a hierarchical block's interface pin. Valid values are 'upper', 'lower', or 'both'. If 'lower' boundary, searches from the lower level of hierarchy onwards. Default: both
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<object1></object1>	Name of intf_port or intf_pin to connect
<object2></object2>	Name of intf_port or intf_pin to connect

## **Categories**

**IPIntegrator** 

## **Description**

Connect the interface pins on an IP Integrator cell to other interface pins, or to external interface ports. An interface is a grouping of signals that share a common function in the IP Integrator subsystem design.

This command will create an interface net of the name specified by the <code>-intf\_net</code> option, will connect to an existing interface net of the specified name, or will assign a name if none is specified.

Returns the connected interface net object, or returns an error.



#### **Arguments**

-intf\_net <arg> - (Optional) Specifies the name of an existing interface net, previously
created by the create\_bd\_intf\_net command, or a new interface net that will be created. If
no name is provided, the IP Integrator feature will automatically name the net.

-boundary\_type [ lower | upper | both ] - (Optional) Specifies the search area for making a connection to an interface pin of an hierarchical block. The default of both searches the current level of the block design hierarchy, and downward, to find connecting objects. Specify upper to search only the current level of hierarchy, specify lower to search from the bottom of the hierarchy upward.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<object1> - (Required) The first interface pin or port to connect the net to.

<object2> - (Required) The second interface pin or port to connect the net to.

## **Example**

The following example connects an interface pin on an IP Integrator core to an interface port in the subsystem design:

```
connect_bd_intf_net [get_bd_intf_pins clk_wiz_1/CLK_IN1_D] \
    [get bd intf ports /diff clock rtl]
```

- create\_bd\_cell
- create\_bd\_intf\_net



# connect\_bd\_net

Connect port and pin object list.

#### **Syntax**

connect\_bd\_net [-net <arg>] [-boundary\_type <arg>] [-quiet] [-verbose]
<objects>...

#### Returns

TCL\_OK, TCL\_ERROR if failed

#### **Usage**

Name	Description
[-net]	The single net that all objects connect to
[-boundary_type]	Used when source object is on a hierarchical block's pin. Valid values are 'upper', 'lower', or 'both'. If 'lower' boundary, searches from the lower level of hierarchy onwards. Default: both
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	The objects connect to the net

## **Categories**

**IPIntegrator** 

#### **Description**

Create a new net in the current IP Integrator subsystem design connecting the specified list of block diagram port and pin objects, or connect an existing net to the specified pins and ports.

If the -net option is not specified, a new net is created connecting the listed objects. If -net is used, the specified net is either connected or created as needed.

Use the get\_bd\_ports and get\_bd\_pins commands to specify the port and pin objects to connect.

You can use this command to connect pins or ports at different levels of the subsystem design hierarchy. However, in this case, you cannot specify the -net option because the connection, when complete, will result in multiple nets rather than a single net.

The command returns the connected IP Integrator subsystem design net object, or returns an error.



#### **Arguments**

-net <arg> - (Optional) Create a single net in the current IP subsystem design.

**NOTE:** The -net argument is optional. When the objects being connected are not in the same level of hierarchy, the net argument should not be specified.

-boundary\_type [ lower | upper | both ] - (Optional) Specifies the search area for making a connection to a pin of an hierarchical block. The default of both searches the current level of the block design hierarchy, and downward, to find connecting objects. Specify upper to search only the current level of hierarchy, specify lower to search from the bottom of the hierarchy upward.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - Connect the specified list of port and pin objects in the current IP Integrator
subsystem design.

#### **Examples**

The following example connects two pins on different levels of the IP subsystem design hierarchy:

```
connect_bd_net [get_bd_pins /vidOut_1/locked] \
    [get bd pins /newMod1/bridge 1/fid]
```

**NOTE:** Because /vidOut\_1/locked and /newMod1/bridge\_1/fid are in different levels of the subsystem design hierarchy, the -net option is not specified. In this case, multiple nets are created for connection across the hierarchy.

- create\_bd\_net
- disconnect\_bd\_net
- get\_bd\_pins
- get\_bd\_ports



# connect\_debug\_port

Connect nets and pins to debug port channels.

#### **Syntax**

connect\_debug\_port [-channel\_start\_index <arg>] [-quiet] [-verbose]
<port> <nets>...

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-channel_start_index]	Connect nets starting at channel index
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<port></port>	Debug port name
<nets></nets>	List of nets or pins

## **Categories**

Debug, XDC

#### **Description**

Connects a signal from the netlist design to a port on an ILA debug core that was added to the design using the <code>create\_debug\_core</code> command. The signal can either be connected to a specific channel index on the port, or simply connected to an available channel on the port.

If you try to connect too many signals to a port, or there are not enough channels to support the connection, the tool will return an error.

Additional ports can be added to a debug core through the use of the <code>create\_debug\_port</code> command, and you can increase the available channels on an existing port with the <code>set\_property port\_width</code> command. See the examples below.

You can disconnect signals from ports using the disconnect debug port command.

When the debug core has been defined and connected, you can implement the debug core as a block for inclusion in the netlist design. Use the <code>implement\_debug\_core</code> command to implement the core.



#### **Arguments**

-channel\_start\_index <arg> - (Optional) The channel index to use for the connection. If more than one signal has been specified, this is the channel index where connections will start to be added. Channel indexes are numbered starting at 0.

**NOTE:** If this argument is not specified, the tool will place connections on the first available channel index.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<port> - (Required) The name of the port to connect signals to. The port must be referenced
by the core\_name/port\_name.

<nets> - (Required) A list of one or more net names from the netlist design to connect to the specified debug port.

## **Examples**

The following example creates a new PROBE port on the myCore debug core, increases the PORT\_WIDTH property of the port in order to prepare it to receive the number of signals to be connected, and connects signals to the port starting at the third channel position (index 2).

```
create_debug_port myCore PROBE
set_property PORT_WIDTH 8 [get_debug_ports myCore/PROBE1]
connect_debug_port myCore/PROBE1 [get_nets [list m0_ack_o m0_cyc_i \
    m0 err o m0 rty o m0 stb i m0 we i ]] -channel start index 2
```

**NOTE:** If you specify too many nets to connect to the available channels on the port, the tool will return an error and will not connect the ports.

- create\_debug\_core
- create\_debug\_port
- disconnect\_debug\_port
- get\_debug\_ports
- get nets
- implement debug core
- set\_property



# connect\_hw\_server

Open a connection to a hardware server.

#### **Syntax**

connect hw server [-url <arg>] [-quiet] [-verbose]

#### Returns

Hardware server

#### **Usage**

Name	Description
[-url]	hw_server url Default: localhost:3121
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

#### **Categories**

Hardware

#### **Description**



**IMPORTANT:** You must use the open\_hw command to open the Hardware Manager in the Vivado Design Suite before using this command.

To open a hardware target containing a JTAG chain of one or more Xilinx devices, for programming and/or debugging your design, you must first connect to a Vivado tools hardware server (hw\_server) to manage the connection to the hardware target (hw\_target).

The hw\_server manages the connection to the physical programming target. It should be running on the machine connected to the hardware programmer, or test board, connected either locally or remotely. The hw\_server command must be launched as a separate application, and can be found in the /bin folder of your Vivado Design Suite installation directory.

To connect to a hardware server, the hw\_server application must be running, and the host name and port number noted for the -url argument of the connect\_hw\_server command. The default URL for the hw\_server process is localhost:3121. For more information on setting up and running the Vivado hardware server, refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908).



You can connect a single instance of the Vivado Design Suite to multiple hardware servers, to support programming and debugging different device configurations. However, you can only have one connection to a specific hardware server as identified by the host name/port number combination. An error is returned if you attempt to open a connection to a server that is already connected.

The last connected hardware server is the current hardware server, unless changed by the current\_hw\_server command. Any connected server can be disconnected with the disconnect hw server command.

This command returns the host name of the hardware server that has been connected.

#### **Arguments**

-url <arg> - (Optional) The URL of the running hw\_server application. The URL consists of the <hostname>:<port number>. The default setting is localhost:3121.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Example**

The following example connects to the hw\_server on the remote host trumpet3, through port 3121:

```
connect hw server -url trumpet3:3121
```

This example connects to a running hw server that is running locally with the default url:

```
connect hw server
```

**NOTE:** The hw server command must be run separately prior to connection.

- current\_hw\_server
- disconnect\_hw\_server
- get\_hw\_servers
- get\_hw\_targets
- open\_hw
- refresh\_hw\_server



# connect\_net

Connect a net to pins or ports.

### **Syntax**

connect\_net [-hierarchical] [-basename <arg>] [-net <args>] [-objects
<args>] [-net\_object\_list <args>] [-quiet] [-verbose]

#### **Returns**

Nothing

### **Usage**

Name	Description
[-hierarchical]	Allow hierarchical connection, creating nets and pins as needed (see -basename).
[-basename]	base name to use for net / pin names needed when doing hierarchical connection (see -hier). Default value is inferred from the name of the net being connected (see -net).
[-net]	Net to connect to given objects.
[-objects]	List of pins or ports to connect
[-net_object_list]	optional, a list of net and pin/port list pairs, each pin or port list element is connected to the corresponding net, e.g. { net_a { pin_b port_c } net_d pin_e }. Cannot be used with -net, -objects list is ignored when -net_object_list is used.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**Netlist** 

## **Description**

This command allows the user to connect a specified net to one or more pins or ports in the netlist of an open Synthesized or Implemented Design.



The connect\_net command will also connect nets across levels of hierarchy in the design, by adding pins and hierarchical nets as needed to complete the connection. Added nets and pins can be assigned a custom basename to make them easy to identify, or will be assigned a basename by the Vivado tool.



**TIP:** You can specify multiple nets, and a list of pins and ports to connect those nets to, using a single connect\_net command with the -net\_object\_list option, to significantly speed the addition of multiple nets to the current design.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

#### **Arguments**

-hierarchical - (Optional) Connect the net across different levels of the hierarchy.



**IMPORTANT:** If -hierarchical is not specified, attempting to connect to hierarchical pins will fail with a warning.

-basename <arg> - (Optional) Specifies a custom name to use for any hierarchical nets or pins that are needed to connect the specified net across levels of the hierarchy. If this option is not used, the basename is automatically derived from the net being connected.

-net <arg> - (Required) Specifies the net to connect.



**TIP:** Although you can create a bus using the -from and -to arguments of the create\_net command, you must connect each bit of the bus separately using the connect\_net command.

-objects <args> - (Required) Specified the list of pins or ports to connect the net to. You can connect a net to one or more pin or port objects.

-net\_object\_list <args> - (Optional) A list of multiple nets and the pins and ports to connect those nets to. This option lets you connect multiple nets with a single connect\_net command. When -net\_object\_list is specified, -net and -objects should not be specified, and will be ignored by the tool. The nets and pin/port list are paired in the following form {net1 {pin1 pin2...pinN} net2 {pin1 pin2} ...netN {pin1 pin2...pinN}}:

-net\_object\_list {top\_I[2] {I[2] a2\_i/I} top\_O[2] {O[2] a2\_i/O} \ top\_clk a2\_i/clk}



**TIP:** Although -net/-objects and -net\_object\_list are all listed as optional, you must specify the net and objects to connect using one of those argument forms.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Example**

The following example creates a port; creates a pin on the myDMA instance; creates a net called myEnable; and connects the net to the newly created port and pin:

```
create_port -direction IN enableIn
create_pin -direction IN myDMA/en
create_net myEnable
connect net -net myEnable -objects {enableIn myDMA/en}
```

The following example creates 32-bit bus ports, pins, and nets, then connects them together one bit at a time using a for loop to connect each bit individually:

```
create_port -from 0 -to 31 -direction IN dataIN
create_pin -from 0 -to 31 -direction IN myDMA/data
create_net -from 0 -to 31 dataBus
for {set x 0} {$x<32} {incr x} { \
    connect_net -net dataBus[$x] -objects [list dataIN[$x] myDMA/data[$x]] }</pre>
```

**NOTE:** Attempting to connect the dataBus will result in a "Net not found error." Each bit of the bus must be separately connected.

This example creates a new cells, then uses the -net\_object\_list to connect multiple nets in a single connect\_net command:

```
create_cell -ref inv a2_i
connect_net -net_object_list {top_I[2] {I[2] a2_i/I} \
   top_O[2] {O[2] a2_i/O} top_clk a2_i/clk}
```

- create net
- create\_pin
- create\_port
- disconnect\_net
- remove\_net
- resize\_net\_bus
- write\_checkpoint
- write edif
- write\_verilog
- write\_vhdl



# convert\_ips

Convert specified IP to or from core container format.

#### **Syntax**

```
convert_ips [-force] [-to_core_container] [-from_core_container]
[-quiet] [-verbose] <objects>
```

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-force]	Force conversion even if the IP is locked.
[-to_core_container]	Convert IP to core container format.
[-from_core_container]	Convert IP to non core container format.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	Input objects for the IP. May IP or source file objects

## **Categories**

**IPFlow** 

## Description

This command converts existing IP into core container format, or reverts core container IP into the expanded non-core container format.

The core container format for IP is a compressed zip file that reduces the file structure in the design, and increases tool performance.

By default, the Vivado tool adds IP from the Xilinx IP catalog into a design using the core container format. However, the <code>convert\_ips</code> command lets you convert IP in existing designs to take advantage of the core container format. In addition, the <code>convert\_ips</code> command also lets you revert the compressed core container format into the expanded non-core container format.



**TIP:** If neither -to\_core\_container or -from\_core\_container options are specified then the convert\_ips command will convert the IP from its current format into the opposite form. Any core container IP will be converted to non-core container format, and any non-core container IP will be converted to core container format.



IP that is user-managed, cannot be converted from its current format. IP that is locked requires the use of the <code>-force</code> option to convert. Refer to the *Vivado Design Suite User Guide: Designing with IP (UG896)* for more information on editing IP and the IS\_LOCKED and IS\_MANAGED properties.

This command returns a transcript of its actions, or returns an error if it fails.

#### **Arguments**

- -force (Optional) Force the conversion of IP that are currently locked (IS\_LOCKED).
- -to\_core\_container (Optional) Convert existing expanded form IP into the core container format. Any IP specified that are already in core container format will simply be ignored.
- -from\_core\_container (Optional) Convert IP currently in the core container format into the expanded form of the non-core container format. Any IP specified that are already in non-core container format will simply be ignored.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) Specify the IP objects or IP files to convert. IP files can be specified
using the get\_files command, or IP objects can be specified with get\_ips.

## **Examples**

The following example converts all IP in the current project into core container format:

```
convert ips -to core container [get ips]
```

**NOTE:** Any IP already in the core container format will be skipped.

The following example converts the specified IP file to core container format:

```
convert_ips -to_core_container \
[get_files C:/Data/wave1/wave1.srcs/sources_1/ip/char_fifo/char_fifo.xci]
```

The following example toggles the current format of all IP in the design, switching from core container to non-core container, and from non-core container to core container:

```
convert_ips [get_ips]
```

- get\_files
- get\_ips
- get\_property
- set\_property



# convert\_ngc

(User-written application).

#### **Syntax**

convert\_ngc [-output\_dir <arg>] [-format <arg>] [-add\_to\_project]
[-force] [-quiet] [-verbose] <files>

#### **Returns**

None

### **Usage**

Name	Description
[-output_dir]	Directory to place all output, else the output is placed at location of NGC file Default: Script output directory path
[-format]	Accepts 'Verilog' or 'EDIF' (Default: EDIF), specifies the desired output format Default: EDIF
[-add_to_project]	Adds the output files to the current project, if no project is open, then this option does nothing
[-force]	Force overwriting of files that already exist on disk, replaces files in project if add_to_project switch was specified
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	A list of NGC files to convert

# **Categories**

xilinxtclstore, projutils, user-written



# copy\_bd\_objs

Make copies of the objects and add the copies to the given hierarchical cell.

#### **Syntax**

copy\_bd\_objs [-prefix <arg>] [-from\_design <arg>] [-quiet] [-verbose]
<parent cell> <objects>...

#### **Returns**

0, "" if failed

#### **Usage**

Name	Description
[-prefix]	Prefix name to add to cells
[-from_design]	The design to own the original objects
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><parent_cell></parent_cell></pre>	Parent cell
<pre><objects></objects></pre>	The objects to copy

## **Categories**

**IPIntegrator** 

#### **Description**

Use this command to copy IP Integrator objects from one open subsystem design to a second subsystem design. The selected objects can be copied into the top-level of the current subsystem design, or into an existing hierarchical module.

Because <code>get\_bd\_cells</code>, and other commands like it, operate on the current subsystem design, you must store the objects to be copied in a Tcl variable, as shown in the example below. Set the current subsystem design to the source design, select the group of objects to be copied, and store them in a Tcl variable. Then change the <code>current\_bd\_design</code> to the target design, and copy the selected objects. In this case, the <code>-from design</code> option must be used.

You can also use this command to copy objects from one level of hierarchy in the current subsystem design to another. In this case, the <code>-from\_design</code> argument does not need to be specified.

This command returns 0 if successful, and returns an error if it failed.



#### **Arguments**

-prefix <arg> - (Optional) A prefix name to apply to any cells that are copied into the hierarchical module.

-from\_design <arg> - (Optional) The name of the IP Integrator subsystem design where the specified objects are located. The design must be open in IP Integrator. If -from\_design is not specified, the objects are located in the current design, as determined by the current\_bd\_design command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<parent\_cell> - (Required) The name of the hierarchical module to copy the specified
objects into. You can specify "/" for the top-level of the current subsystem design.

## **Example**

The following example sets the current subsystem design, selects a group of objects, and stores them in a Tcl variable. The current subsystem design is then changed, and the selected objects are copied into the top-level of the current design:

```
current_bd_design myDesign
myDesign
set copyObjs [get_bd_cells {vidOut_1 bridge_1}]
/vidOut_1 /bridge_1
current_bd_design design_1
design_1
copy_bd_objs -from_design myDesign / $copyObjs
```

**NOTE:** Because the <code>get\_bd\_cells</code> command only returns cells from the current subsystem design, the Tcl variable is used to store those objects prior to switching to the target design with <code>current bd design</code>.

- current bd design
- get bd cells
- get\_bd\_nets



# copy\_ip

Copy an existing IP.

#### **Syntax**

copy ip -name <arg> [-dir <arg>] [-quiet] [-verbose] <objects>...

#### Returns

IP file object that was added to the project

#### **Usage**

Name	Description
-name	Name of copied IP
[-dir]	Directory path for remote IP to be created and managed outside the project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	IP to be copied

## **Categories**

Project, IPFlow

## Description

Create a copy of an IP core that has been previously instanced into the current project.

## **Arguments**

-name <arg> - (Required) Specify the name of the new IP to be created.

-dir <arg> - (Optional) The path to a directory outside of the local project to store the newly created IP. The specified directory must already exist, or the command will return an error.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<object> - (Required) The IP object to copy. The copy\_ip command can only be used to copy a single IP core at one time. The IP must be specified as an IP object returned by the get\_ips command, and not simply referenced by name.

#### **Example**

The following example create a copy of the FIFO core previously instanced into the current project and writes it to the specified directory:

copy\_ip -name newFIFO -dir C:/Data/new\_IP [get\_ips oldFIFO]

- create\_ip
- get\_ips
- import\_ip
- read\_ip



# copy\_run

(User-written application).

### **Syntax**

copy\_run [-parent\_run <arg>] [-verbose] -name <arg> [-quiet] <run>

#### **Returns**

The new run object

## **Usage**

Name	Description
[-parent_run]	Specify the synthesis run for the new implementation run, accepts name or run object (Default: same as source run) Default: None
[-verbose]	Print detailed information as the copy progresses
-name	Specify the name of the new run
[-quiet]	Ignore command errors
<run></run>	The run to be copied, accepts name or run object

# **Categories**

xilinxtclstore, projutils, user-written



# create\_bd\_addr\_seg

Create a new segment.

#### **Syntax**

```
create_bd_addr_seg -range <arg> -offset <arg> [-quiet] [-verbose]
[<parent addr space>] [<slave segment>] <name>
```

#### **Returns**

The newly created segment object, "" if failed

#### **Usage**

Name	Description
-range	Range of segment. e.g. 4096, 4K, 16M, 1G
-offset	Offset of segment. e.g. 0x00000000
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <parent_addr_space>]</parent_addr_space>	Parent address space of segment
[ <slave_segment>]</slave_segment>	Slave segment of the created segment
<name></name>	Name of segment to create

## **Categories**

**IPIntegrator** 

#### **Description**

Create a new address segment object, bd\_addr\_seg, in the current IP Integrator subsystem design.

This command returns the newly created master address segment object, or returns nothing if it failed.

#### **Arguments**

-range <arg> - (Required) Range, or size, of address segment to create expressed as an integer or hexadecimal value. The range should be specified as a number of bits expressed as a power of 2, such as 4096, or as an amount of memory to allocate such as 4K, 16M, 1G.

-offset <arg> - (Required) Offset of the address segment. Written as an integer or hexadecimal value, such as 0x00000000.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<parent addr space> - (Required) Defines the parent address space of the segment.

<slave\_segment> - (Required) Maps a slave address segment of the master address segment being created.

<name> - (Required) The name of the master address segment to create.

#### **Example**

The following example creates address segments for the Data and Instruction address spaces of the Microblaze core:

```
create_bd_addr_seg -range 0x10000 -offset 0x41200000 \
    [get_bd_addr_spaces microblaze_1/Data] \
    [get_bd_addr_segs microblaze_1_axi_intc/s_axi/Reg] SEG1

create_bd_addr_seg -range 0x40000000 -offset 0x0 \
    [get_bd_addr_spaces microblaze_1/Instruction] \
    [get_bd_addr_segs microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] \
    SEG1
```

- exclude\_bd\_addr\_seg
- get bd addr segs
- get\_bd\_addr\_spaces
- include\_bd\_addr\_seg



# create\_bd\_cell

Add an IP cell from the IP catalog, or add a new hierarchical block.

#### **Syntax**

create\_bd\_cell [-vlnv <arg>] [-type <arg>] [-reference <arg>] [-quiet]
[-verbose] <name>

#### **Returns**

The newly created cell object. Returns nothing if the command fails

## **Usage**

Name	Description
[-vlnv]	Vendor:Library:Name:Version of the IP cell to add from the IP catalog.
[-type]	Type of cell to create. Valid values are IP, hier and module. Default: IP
[-reference]	Top module-name or file-path of the module which is referred to create the cell.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of cell to create

## **Categories**

**IPIntegrator** 

## Description

Add a cell from the Vivado catalog to the current subsystem design, create a new hierarchical module to add to the subsystem design, or create a new module by referencing the module definition from an HDL source file.

When adding an IP core from the catalog, the -vlnv argument is required.

When creating a new hierarchical block design module, the -type hier argument is required.



When creating a block design module that references an RTL module or entity declaration the <code>-type module</code> argument is required, as well as <code>-reference</code>. The module reference feature lets you add a module definition from an RTL file (Verilog or VHDL) into the block design. The source file containing the module definition must be added to the project, or read into the design before creating a module reference. Refer to the <code>Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator</code> (UG994) for more information on referencing modules.

This command returns the name of the newly created cell object, or returns nothing if the command fails.

#### **Arguments**

-vlnv <arg> - (Required) This option is required for -type IP (the default), or optional for -type hier. Specify the Vendor:Library:Name:Version attribute of the cell to add from the IP Integrator catalog. The VLNV attribute identifies the object in the IP Integrator catalog. This argument is not needed when creating a new hierarchical module.

**NOTE:** The -vlnv property for IP from the IP Integrator catalog refers to files in the Vivado Design Suite installation hierarchy that can be found at data/ip/xilinx.

-type [ IP | hier | module ] - (Optional) Specify the cell as being:

- IP: IP from the Vivado IP Catalog. This is the default type of block design cell created, but requires the use of the -vlnv option.
- hier: A new empty hierarchical block design module to add to, and populate in the current design.
- module: A hierarchical module referenced from a Verilog or VHDL file loaded in the source fileset. This requires the use of the -reference option.

**NOTE:** Although both -vlnv and -type are marked as Optional, one or the other must be specified. Use -vlnv to identify the IP core to add from the Vivado IP catalog, or specify -type to create or reference a hierarchical module.

-reference <arg> - (Optional) Specifies the module name to reference from a loaded RTL design source file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - The name of the IP cell or hierarchical module to add to the current IP subsystem design.



#### **Example**

The following example adds an rtlRam module referenced from an RTL source file that was added to the available design sources for the design:

```
create bd cell -type module -reference rtlRam rtlRam 0
```

This example adds an AXI FIFO core from the IP Integrator catalog to the current subsystem design, with the specified name:

```
create bd cell -vlnv xilinx.com:ip:axi fifo mm s:4.0 axi fifo 1
```

**NOTE:** The -vlnv argument identifies the core to add from the Vivado catalog.

This example creates a new module in the block design, referencing the specified module definition from a previously loaded RTL source file:

```
create bd cell -type module -reference rtlRam rtlRam 0
```

This example creates a new hierarchical module, myModule1, and moves the AXI FIFO from the prior example into the new module. myModule1 is set as the current instance in the subsystem design, and a new module is created, myModule2, which is added to the current instance. Finally the current instance is reset to point to the top-level of the subsystem design:

```
create_bd_cell -type hier myModule1
/myModule1
move_bd_cells /myModule1 [get_bd_cells /axi_fifo_1]
/myModule1
current_bd_instance /myModule1
/myModule1
create_bd_cell -type hier myModule2
/myModule1/myModule2
current_bd_instance
////
/myModule1/myModule2
```

- copy bd objs
- current\_bd\_instance
- move\_bd\_cells
- update\_module\_reference



# create\_bd\_design

Create a new design and its top level hierarchy cell with the same name.

#### **Syntax**

create\_bd\_design [-dir <arg>] [-cell <arg>] [-quiet] [-verbose] <name>

#### **Returns**

The newly created design object, "" if failed

#### **Usage**

Name	Description
[-dir]	Directory path for remote BD to be created and managed outside the project
[-cell]	hierarchical cell name which sub design to be copied into new design
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of design to create

## **Categories**

**IPIntegrator** 

## Description

Create a new IP subsystem design module to add to the current project, and for use with the IP Integrator feature of the Vivado Design Suite.

An empty IP subsystem module is created and added to the source files of the current project. The subsystem module and file are created with the specified <name> in the current project at:

```
project_name> /.srcs/sources_1/bd/<name> /<name>.bd
```

This command returns the file path and name of the IP subsystem design created if the command is successful. An error is returned if the command fails.

create\_bd\_design [-dir <arg>] [-cell <arg>] [-quiet] [-verbose] <name>

## **Arguments**

-dir <arg> - (Optional) Specify the directory to write the block design file to. This lets you create and manage BD files outside of the current project directory structure, and facilitates reuse of block designs across multiple projects.



-cell <arg> - (Optional) Specify a hierarchical bd\_cell to use as the source of a new block design. Use this option to create new block design from a portion of an existing design. The cell can be specified by instance name or returned as an object by the get bd cells command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - The name of the IP subsystem design module to create.

#### **Example**

The following example creates a new empty IP subsystem module called <code>design\_1</code>, adds the module to the current project, and creates a file called <code>design\_1.bd</code> in the sources directory of the project:

 ${\tt create\_bd\_design\ design\_1}$ 

- close\_bd\_design
- current\_bd\_design
- open\_bd\_design
- save\_bd\_design



# create\_bd\_intf\_net

Create a new intf\_net.

#### **Syntax**

create\_bd\_intf\_net [-quiet] [-verbose] <name>

#### Returns

The newly created intf\_net object, "" if failed

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of intf_net to create

#### **Categories**

**IPIntegrator** 

#### **Description**

Create a new IP Integrator interface net for the subsystem design.

This command returns the newly created interface net object if successful, and returns noting if it failed.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - The names of interface net to create.



# **Example**

The following example creates an interface net in the current subsystem design:

create\_bd\_intf\_net diff\_clock\_rtl

#### See Also

connect\_bd\_intf\_net



# create\_bd\_intf\_pin

Create a new intf\_pin.

#### **Syntax**

create\_bd\_intf\_pin -vlnv <arg> -mode <arg> [-quiet] [-verbose] <name>

#### Returns

The newly created intf\_pin object, "" if failed

#### **Usage**

Name	Description
-vlnv	Bus vlnv
-mode	Bus interface mode
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of intf_pin to create

#### **Categories**

**IPIntegrator** 

## **Description**

Create a new interface pin on an IP Integrator hierarchical module. An IP Integrator interface is a grouping of signals that share a common function, and can include both individual signals and buses that share a related function. An AXI4-Lite master, for example, is an interface that includes a large number of individual signals plus multiple buses.

To create a single connection pin, or standard bus pin, use the <code>create\_bd\_pin</code> command.

Interface pins connect with other compatible interface pins, or interface ports. The interface pin is added as a port inside the hierarchical module, to connect outside of the module, and as a pin on the hierarchical module.

You must define the hierarchical module as the current instance in the IP Integrator subsystem design, using the <code>current\_bd\_instance</code> command. The current instance is the target of the <code>create\_bd\_intf\_pin</code> command.

This command returns the name of the newly created interface pin object if successful, and returns an error if it failed.



#### **Arguments**

-vlnv < arg > - (Required) The Vendor:Library:Name:Version (VLNV) attribute of the interface pin object to be added to the subsystem design. The VLNV attribute identifies the object in the IP Integrator catalog.

**NOTE:** The -vlnv property for interface pins and ports refers to files in the Vivado Design Suite installation hierarchy. -vlnv xilinx.com:interface:lmb\_rtl:1.0 for example, is located in the Vivado Design Suite installation at data/ip/interfaces/lmb v1 0.

-mode <arg> - (Required) Defines the mode of the interface pin. Accepted values are Master, Slave, System, MirroredMaster, MirroredSlave, MirroredSystem, Monitor.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the interface pin to add to the current instance.

## **Example**

The following example sets the hierarchical module, newMod1, as the current instance of the IP integrator subsystem design, and then creates a new interface pin on that module:

```
current_bd_instance [get_bd_cells /newMod1]
create bd intf pin -mode Slave -vlnv xilinx.com:user:dma rtl:1.0 data in
```

- connect\_bd\_intf\_net
- create\_bd\_intf\_pin
- create\_bd\_port
- get\_bd\_intf\_ports



# create\_bd\_intf\_port

Create a new interface port.

#### **Syntax**

create\_bd\_intf\_port -vlnv <arg> -mode <arg> [-quiet] [-verbose] <name>

#### Returns

The newly created interface port object, "" if failed

### **Usage**

Name	Description
-vlnv	Bus vlnv
-mode	Bus interface mode
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of port to create

#### **Categories**

**IPIntegrator** 

## **Description**

Create a new IP Integrator subsystem design interface port. An IP Integrator interface is a grouping of signals that share a common function, and can include both individual signals and buses that share a related function. An AXI4-Lite master, for example, is an interface that includes a large number of individual signals plus multiple buses.

To create a single connection port, or common bus port, use the create bd port command.

This command returns the name of the newly created interface port object if successful, and returns nothing if it failed.



#### **Arguments**

-vlnv < arg > - (Required) The Vendor:Library:Name:Version (VLNV) attribute of the interface port object to be added to the subsystem design. The VLNV attribute identifies the object in the IP Integrator catalog.

**NOTE:** The -vlnv property for interface pins and ports refers to files in the Vivado Design Suite installation hierarchy that can be found at . -vlnv  $xilinx.com:interface:lmb_rtl:1.0$  for example, is located in the Vivado Design Suite installation at data/ip/interfaces/lmb vl 0.

-mode <arg> - (Required) Defines the mode of the interface pin. Accepted values are Master, Slave, System, MirroredMaster, MirroredSlave, MirroredSystem, Monitor.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the interface port to add to the subsystem design.

## **Example**

The following example creates a new IP Integrator interface port and adds it to the current subsystem design:

```
create_bd_intf_port -vlnv xilinx.com:interface:diff_clock_rtl:1.0 \
   -mode Slave diff clock rtl
```

- connect\_bd\_intf\_net
- create\_bd\_intf\_pin
- create\_bd\_port
- get\_bd\_intf\_ports



## create\_bd\_net

Create a new net.

#### **Syntax**

create bd net [-quiet] [-verbose] <name>

#### Returns

The newly created net object, "" if failed

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of net to create

#### **Categories**

**IPIntegrator** 

#### **Description**

Create a new net in the current IP Integrator subsystem design.

This command returns the newly created net object, or returns an error if failed.

## Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The names of nets to create. Net names can be specified from the top-level, as name only (net1), or can be specified within the design hierarchy by specifying the hierarchical net name (cell1/cellA/net1).



# **Example**

The following example creates a new net:

create\_bd\_net net1

- connect\_bd\_intf\_net
- connect\_bd\_net
- create\_bd\_cell
- create\_bd\_intf\_net
- create\_bd\_intf\_pin
- create\_bd\_intf\_port
- create\_bd\_pin
- create\_bd\_port
- current\_bd\_design



# create\_bd\_pin

Create a new pin.

#### **Syntax**

```
create_bd_pin [-from <arg>] [-to <arg>] -dir <arg> [-type <arg>]
[-quiet] [-verbose] <name>
```

#### **Returns**

The newly created pin object, "" if failed

#### **Usage**

Name	Description
[-from]	Begin index Default: Unspecified
[-to]	End index Default: Unspecified
-dir	Pin direction
[-type]	Pin type
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of pin to create

## **Categories**

**IPIntegrator** 

## Description

Create a new pin to add to an IP Integrator hierarchical module.

This command returns the name of the newly created pin object, or returns an error message if it failed.

## **Arguments**

- -from <arg> (Optional) The starting index of a standard bus pin. This is unspecified for single bit pins.
- -to <arg> (Optional) The ending index of a standard bus pin. This is unspecified for single bit pins.
- -dir [ I | O | IO ] (Required) The direction of the pin. Valid values are I for input, O for output, and IO for bidirectional pins.



-type <arg> - (Optional) Defines the type of the pin as a clock pin (CLK), a reset pin (RST), a clock enable pin (CE), an interrupt pin (INTR), or as a data pin (DATA). If you do not define the pin type, it will be undefined (UNDEF).

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the subsystem pin to create. The name is referenced from
the hierarchical module that the pin is being added to: /modName/pinname.

#### **Examples**

The following example creates a new input pin on the specified module in the current IP Integrator subsystem design:

create\_bd\_pin -dir I -type rst /newMod1/rst
/newMod1/rst

- create\_bd\_cell
- create\_bd\_intf\_pin
- create\_bd\_intf\_port
- create\_bd\_port



# create\_bd\_port

Create a new port for an IP subsystem design.

#### **Syntax**

```
create_bd_port [-from <arg>] [-to <arg>] -dir <arg> [-type <arg>]
[-quiet] [-verbose] <name>
```

#### **Returns**

The newly created port object. Returns nothing if the command fails

#### **Usage**

Name	Description
[-from]	Beginning index Default: Unspecified
[-to]	Ending index Default: Unspecified
-dir	Port direction. Valid values are I, O, or IO.
[-type]	Port type. Valid values are clk, ce, rst, intr, data.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of port to create

## **Categories**

**IPIntegrator** 

#### **Description**

Create a new port to add to an IP Integrator subsystem design. The port is a connection to signals external to the subsystem design.

This command returns the name of the newly created port object, or returns an error message if it failed.

#### **Arguments**

-from <arg> - (Optional) The starting index of a standard bus port. This is unspecified for single bit ports.

-to <arg> - (Optional) The ending index of a standard bus port. This is unspecified for single bit ports.



-dir [ I | O | IO ] - (Required) The direction of the port. Valid values are I for input, O for output, and IO for bidirectional ports.

-type <arg> - (Optional) Defines the type of the port as a clock port (CLK), a reset port (RST), a clock enable port (CE), an interrupt port (INTR), or as a data port (DATA). If you do not define the port type, it will be undefined (UNDEF).

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the subsystem port to create.

#### **Examples**

The following example creates a new bidirectional bus port in the current IP Integrator subsystem design:

create\_bd\_port -from 0 -to 32 -dir IO -type data addr
/addr

- create bd cell
- create\_bd\_intf\_pin
- create\_bd\_intf\_port
- create\_bd\_port



# create\_cell

Create cells in the current design.

#### **Syntax**

```
create_cell -reference <arg> [-black_box] [-quiet] [-verbose]
<cells>...
```

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
-reference	Library cell or design which cells reference
[-black_box]	Create black box instance
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<cells></cells>	Names of cells to create

## **Categories**

**Netlist** 

#### **Description**

Add cells to the netlist of the current Synthesized or Implemented design.

**NOTE:** You cannot add cells to library macros, or macro-primitives.

New cell instances can be added to the top-level of the design, or hierarchically within any module of the design. Instances can reference an existing cell from the library or design source files, or a black box instance can be added that reference cells that have not yet been created.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write\_checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write\_\* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

This command returns the name of the created cell instance or instances.



#### **Arguments**

-reference <arg> - (Required) The library cell or source file module referenced by the new cell instances.

-black\_box - (Optional) Define a black box instance of the specified reference cell. Use this argument when the reference cell does not exist yet, but you would like to create a black box instance of the cell for a top-down design approach.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cells> - (Required) Instance names of the cells to create. The instance name can be
specified as a hierarchical name, from the top-level of the design. In this case, you must use the
hierarchy separator character in the hierarchical instance name. You can determine the current
hierarchy separator with the get hierarchy separator command.

#### **Examples**

The following example creates three new cell instances of the or1200\_cpu module with the specified instance names:

```
create cell -reference or1200 cpu myCell1 myCell2 myCell3
```

The following example sets the hierarchy separator character, then creates a black box instance for the referenced cell, specifying a hierarchical instance name:

```
set_hierarchy_separator |
create_cell -reference dmaBlock -black_box usbEngine0|myDMA
```

**NOTE:** The tool will return an error when <code>-black\_box</code> is used, but the <code>-reference</code> cell already exists.

- connect net
- create\_net
- create\_pin
- create\_port
- remove\_cell
- · rename cell
- set\_hierarchy\_separator
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



# create\_clock

Create a clock object.

#### **Syntax**

create\_clock -period <arg> [-name <arg>] [-waveform <args>] [-add]
[-quiet] [-verbose] [<objects>]

#### **Returns**

New clock object

#### **Usage**

Name	Description
-period	Clock period: Value > 0
[-name]	Clock name
[-waveform]	Clock edge specification
[-add]	Add to the existing clock in source_objects
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	List of clock source ports, pins or nets

## **Categories**

SDC, XDC

#### **Description**

Create a clock object with the specified period or waveform defined in nanoseconds (ns). This command defines primary clocks which are used by the timing engine as the delay propagation starting point of any clock edge. The defined clock can be added to the definition of an existing clock, or overwrite the existing clock.

A virtual clock can be created that has no source in the design. A virtual clock can be used as a time reference for setting input and output delays but does not physically exist in the design.



A clock can also be generated from an existing physical clock, and derive many of its properties from the master clock. Use the <code>create\_generated\_clock</code> command to derive a clock from an existing physical clock.



**IMPORTANT:** If you use <code>create\_clock</code> to create a generated clock, instead of <code>create\_generated\_clock</code>, the created clock does not inherit any of the properties of its source clock. The insertion delay and jitter of the parent clock will not be propagated to the generated clock, causing incorrect timing calculations.

The create clock command returns the name of the clock object that is created.

#### **Arguments**

-period <arg> - (Required) Specifies the clock period of the clock object to be created. The value is specified as nanoseconds (ns) and must be greater than zero (>0).

-name <arg> - (Optional) The name of the clock object to be created. If the name is omitted, a system-generated name will be used based on the specified source <objects>. You can also use the -name option without source <objects> to create a virtual clock for the design that is not associated with a physical source on the design.

-waveform <arg1 arg2 ...> - (Optional) The rising and falling edge times of the waveform of the defined clock, in nanoseconds, over one full clock cycle. You can use multiple rising and falling edges to define the characteristics of the waverform, but there must be an even number of edges, representing both the rising and falling edges of the waveform. The first time specified (arg1) represents the time of the first rising transition, and the second time specified (arg2) is the falling edge. If the value for the falling edge is smaller than the value for the rising edge, it means that the falling edge occurs before the rising edge.

**NOTE:** If you do not specify the waveform, the default waveform is assumed to have a rising edge at time 0.0 and a falling edge at one half the specified period (-period/2).

-add - (Optional) Define multiple clocks on the same source for simultaneous analysis with different clock waveforms. Use -name to specify the new clock to add. If you do not specify this option, the create\_clock command will automatically assign a name and will overwrite any existing clock of the same name.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Optional) The ports, pins, or nets which are the source of the specified clock. If
you specify a clock on a source object that already has a clock, the new clock will overwrite
the original clock unless you also specify the -add option. If no <objects> are specified to
attach the clock object to, the clock will be created as a virtual clock in the design.

**NOTE:** The first driver pin of a specified net will be used as the source of the clock.



## **Examples**

The following example creates a physical clock called bftClk and defines the clock period:

```
create_clock -name bftClk -period 5.000 [get_ports bftClk]
```

**NOTE:** If the get\_ports command defining the objects is left off of this example, a virtual clock is created in the design rather than a physical clock.

The following example creates a clock named clk on the input port, bftClk, with a period of 10ns, the rising edge at 2.4ns and the falling edge at 7.4ns:

```
create clock -name clk -period 10.000 -waveform {2.4 7.4} [get ports bftClk]
```

The following example creates a virtual clock since no clock source is specified:

```
create_clock -name virtual_clock -period 5.000
```

The following example creates a clock with the falling edge at 2ns and the rising edge at 7ns:

```
create clock -name clk -period 10.000 -waveform {7 2} [get ports bftClk]
```

**NOTE:** Because the falling edge is earlier than the rising edge in the -waveform definition, although it is specified as arg2, it occurs first in the waveform.

- all clocks
- create\_generated\_clock
- get\_clocks
- report\_clocks
- report\_clock\_interaction
- report\_clock\_networks
- report\_clock\_utilization
- set\_clock\_groups
- set\_clock\_latency
- set\_clock\_uncertainty
- set\_input\_delay
- set\_output\_delay
- set\_propagated\_clock



# create\_debug\_core

Create a new Integrated Logic Analyzer debug core.

#### **Syntax**

create\_debug\_core [-quiet] [-verbose] <name> <type>

#### Returns

New debug\_core object

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the new debug core instance
<type></type>	Type of the new debug core

#### **Categories**

Debug, XDC

## Description

Adds a new Integrated Logic Analyzer (ILA) debug core to an open netlist design in the current project. The ILA debug core defines ports for connecting nets to for debugging the design in the logic analyzer feature of the Vivado Design Suite available through the open hw command.

ILA debug cores can be added to the RTL source files of the design using debug cores from the Xilinx IP catalog, or added to the netlist design after synthesis using this command. Refer to the *Vivado Design Suite User Guide: Vivado Programming and Debugging (UG908)* for more information on using ILA debug cores.

**NOTE:** A debug core can only be added to an open netlist design using this command.

The ILA core is created with a CLK port and a PROBE port by default. The CLK port defines the clock domain for the ILA core, and allows you to probe signals that are common to that domain. The CLK port only supports one clock signal, and so you must create a separate debug core for each clock domain. The PROBE port provides a probe point for nets marked for debug with the MARK\_DEBUG property. The PROBE port offers multiple channels to probe multiple nets from a single ILA core.

You can add new ports to an existing ILA core with the <code>create\_debug\_port</code> command, and connect signals to the ports using the <code>connect\_debug\_port</code> command.



### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the ILA debug core to add to the project.

<type> - (Required) The type of debug core to insert. Only the ILA debug core is currently supported in the Vivado tool. The ILA debug core simply adds another load onto a connected net without otherwise altering it.

**NOTE:** When the ILA core is added to the project, the tool also adds a Debug Hub core (labtools\_xsdbm\_v1) as a container for one or more ILA cores. However, you cannot directly add a Debug Hub to the project.

#### **Examples**

The following example opens the synthesis run, creating the specified netlist design name, and then creates a new ILA debug core in that design:

```
open_run -name netlist_1 synth_1
create debug core myCore ila
```

The properties of the debug core can be customized by using the set\_property command as in the following example:

```
set property C DATA DEPTH 2048 [get debug cores myCore]
```



This example marks a sequence of nets for debugging using the MARK\_DEBUG property, creates a new debug core, connects the CLK port to the appropriate clock domain, and assigns the debug nets to the PROBE ports on the core:

```
set property MARK DEBUG true [get nets [list {control reg[0]} {control reg[1]} \
   {control_reg[2]} {control_reg[3]} {control_reg[4]} {control_reg[5]}
   {control_reg[6]} {control_reg[7]} {control_reg[8]} {control_reg[9]} \
   {control_reg[10]} {control_reg[11]} {control_reg[12]} {control_reg[13]} \
   {control_reg[14]} {control_reg[15]} {control_reg[16]} {control_reg[17]} \
   {control_reg[18]} {control_reg[21]} {control_reg[20]} {control_reg[21]} \
   {control reg[22]} {control reg[23]} {control reg[24]} {control reg[25]} \
   {control reg[26]} {control reg[27]} {control reg[28]} {control reg[29]} \
   {control reg[30]} {control reg[31]}]]
create debug core u ila 0 ila
set property port width 1 [get debug ports u ila 0/CLK]
connect debug port u ila 0/CLK [get nets [list wbClk ]]
set property port width 32 [get debug ports u ila 0/PROBE0]
connect debug port u ila 0/PROBE0 [get nets [list {control reg[0]}
   {control reg[1]} {control reg[2]} {control reg[3]} {control reg[4]} \setminus
   {control_reg[5]} {control_reg[6]} {control_reg[7]} {control_reg[8]} \
   {control_reg[9]} {control_reg[10]} {control_reg[11]} {control_reg[12]} \
   {control reg[13]} {control reg[14]} {control reg[15]} {control reg[16]} \
   {control_reg[17]} {control_reg[18]} {control_reg[19]} {control_reg[20]} \
   {control reg[21]} {control reg[22]} {control reg[23]} {control reg[24]} \setminus
   {control reg[25]} {control reg[26]} {control reg[27]} {control reg[28]} \
   {control reg[29]} {control reg[30]} {control reg[31]} ]]
```

- connect\_debug\_port
- create\_debug\_port
- delete\_debug\_core
- get\_debug\_cores
- implement\_debug\_core
- open\_hw
- open\_run
- report\_debug\_core
- report\_property
- set\_property



# create\_debug\_port

Create a new debug port.

#### **Syntax**

create debug port [-quiet] [-verbose] <name> <type>

#### Returns

New debug\_port object

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the debug core instance
<type></type>	Type of the new debug port

## **Categories**

Debug, XDC

## Description

Defines a new port to be added to an existing Vivado ILA debug core that was added to the design using the <code>create\_debug\_core</code> command. The port provides connection points on an ILA core to attach nets from the design for debugging.

When a new debug core is created using the <code>create\_debug\_core</code> command, it includes a CLK and PROBE port by default. However, you can add trigger input/output port types as well. Refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information on port types and purpose.

A port can have one or more connection points to support one or more nets to debug. As a default new ports are defined as having a width of 1, allowing only one net to be attached. You can change the port width of PROBE ports to support multiple signals using the set property port width command (see Examples).

**NOTE:** CLK, TRIG\_IN, TRIG\_IN\_ACK, TRIG\_OUT, and TRIG\_OUT\_ACK ports can only have a width of 1.

You can connect signals to ports using the connect\_debug\_port command, and disconnect signals with the disconnect debug port command.



#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the ILA debug core to add the new port to. The debug core
must already exist in the project having been created with create debug core.

<type> - (Required) The type of debug port to insert. The supported port types are:

CLK - Defines the clock port for connecting the ILA debug core to a clock domain. Each
debug core can only have one CLK port, and each CLK port can only connect to one
clock domain. Therefore you must use multiple ILA cores to probe signals from different
clock domains.



**IMPORTANT:** Ensure that the connected clocks are free-running clocks. Failure to do so could result in an inability to communicate with the debug core when the design is loaded onto the device.

- PROBE Provides probe points to connect to signals that are marked for debugging with the MARK\_DEBUG property. The ILA debug core can contain multiple PROBE ports, which are automatically numbered by the Vivado tool when the port is added to the core. Each PROBE port can contain one or more channels, or connection points, as defined by the PORT\_WIDTH property.
- TRIG\_IN/TRIG\_IN\_ACK, and TRIG\_OUT/TRIG\_OUT\_ACK The ILA probe trigger comparators used to detect specific comparison conditions on the PROBE inputs to the ILA core. TRIG\_IN and TRIG\_IN\_ACK, and TRIG\_OUT and TRIG\_OUT\_ACK should be added to the debug core as port pairs when used. Refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information.

#### **Examples**

The following example creates a new debug core, and then adds an additional PROBE port to the core, then sets the width of that new port to 8, and connects signals to the PROBE port:

```
create_debug_core myCore ila
create_debug_port myCore PROBE
set_property PORT_WIDTH 8 myCore/PROBE1
connect_debug_port -channel_start_index 1 myCore/PROBE1 \
{m1 cyc i m1 ack o m1 err o m1 rty o}
```

**NOTE:** Recall that the ILA core is created with a CLK and PROBE port by default, so the new PROBE port is automatically numbered as PROBE1.



- connect\_debug\_port
- create\_debug\_core
- disconnect\_debug\_port
- set\_property



# create\_drc\_check

Create a user defined DRC rule.

#### **Syntax**

create\_drc\_check [-hiername <arg>] -name <arg> [-desc <arg>] [-msg <arg>] -rule\_body <arg> [-severity <arg>] [-quiet] [-verbose]

#### **Returns**

Nothing

### **Usage**

Name	Description
[-hiername]	Specify the hiername for this rule. When the DRC UI panel is created, this is used to place the new rule in the menu hierarchy. Use a dot (.) to separate layers in the menu hierarchy. It is optional and will default to User Defined. Default: User Defined
-name	Specify the name for this rule. This must be of the form PREFIX-id where XXXX is a 4-6 letter abbreviation and id is an integer identifying a particular rule. Similar checks should have the same abbreviation and each a unique id.
[-desc]	Specify the short description for this rule. It is optional and will default to <user -="" default="" description="" rule="">. Default: User rule - default description</user>
[-msg]	Specify the full description for this rule. Including the substitutions. Values are: %MSG_STRING %NETLIST_ELEMENT %SITE_GROUP %CLOCK_REGION %BANK.
-rule_body	The string representing the body of the rule. This can be a tcl proc name or any string of tcl code to be evaluated.
[-severity]	Specify severity level for a DRC rule. Default: Warning. Values: Error, Critical Warning, Warning, Advisory.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

DRC, Object



#### **Description**

Create a new user-defined DRC rule check, drc\_check, for use by the tool when running report drc.

This command allows you to define a unique name or abbreviation for the user-defined rule check, optionally group the rule into a special hierarchy and provide a description of the rule, define a general placeholder message for the check when violations are encountered, and refer to the Tcl code associated with the design rule check to be run during the report\_drc command.

The general placeholder message defined in this command is populated with specific information related to the design objects and violations found by the Tcl checker procedure, and by the create\_drc\_violation command.

The process in brief is:

- Write a Tcl checker procedure to define the method applied when checking the user-defined rule, and the objects to check against the rule. The Tcl checker procedure is defined in a separate Tcl script that must be loaded by the source command prior to running report drc.
- Use <code>create\_drc\_violation</code> in the Tcl checker to identify and flag violations found when checking the rule against a design.
- Define a user-defined DRC rule check using the <code>create\_drc\_check</code> command that calls the Tcl checker proc from the <code>-rule body</code>.
- Create a rule deck using the <code>create\_drc\_ruledeck</code> command, and add the user-defined rule check to the rule deck using the <code>add\_drc\_checks</code> command.
- Run report\_drc, and specify either the rule deck, or the user-defined rule check to check for violations.

If a drc\_check of the specified name is already defined in the tool, an error is returned. In this case, to overwrite or redefine and existing drc\_check, you must first delete the check using the delete drc check command.

The DRC rule check object features the <code>is\_enabled</code> property that can be set to TRUE or FALSE using the <code>set\_property</code> command. When a new rule check is created, the <code>is\_enabled</code> property is set to TRUE as a default. Set the <code>is\_enabled</code> property to FALSE to disable the rule check from being used when <code>report\_drc</code> is run. This lets you create new DRC checks, add them to rule decks using <code>add\_drc\_checks</code>, and then enable them or disable them as needed without having to remove them from the rule deck.

Each user defined DRC rule check has the 'USER\_DEFINED' property, which lets you quickly identify and select user-defined rule checks.

## **Arguments**

-hiername <arg> - (Optional) Defines a rule grouping for the new rule. The default is "User Defined". This is used as the first level of hierarchy in the GUI when listing DRC rules. All newly created DRC checks are also added to the "all" hierarchy used by default by the report\_drc command.



-name <arg> - (Required) The unique name for the design rule. This should match the name used by the create\_drc\_violation commands in the Tcl checker procedure specified in -rule\_body. The name will appear in the DRC report with any associated violations. The name should consist of a short 4 to 6 letter abbreviation for the rule group, and an ID to differentiate it from other checks in the same group, for instance ABCD-1 or ABCD-23.

-desc <arg> - (Optional) A brief description of the rule. The default is "User Rule". This is displayed when listing DRC rules in the GUI. The description is also used in the DRC report and summary.

-msg <arg> - (Optional) This is the message displayed when a violation of the rule is found. The message can include placeholders for dynamic substitution with design elements found in violation of the rule. The design data is substituted into the message at the time report\_drc is run. Each substitution key has a long form, and a short form as shown below. Valid substitutions keys are:

• %MSG\_STRING (%STR) - This is the message string defined by the -msg option in the create\_drc\_violation command for the specific violation.

**NOTE:** %STR is the default message for the <code>create\_drc\_check</code> command if the <code>-msg</code> option is not specified. In this case, any message defined by <code>create\_drc\_violation</code> in the <code>-rule body</code> is simply passed through to the DRC report.

- %NETLIST\_ELEMENT (%ELG) Netlist elements including cells, pins, ports, and nets.
- %SITE\_GROUP (%SIG) Device site.
- %CLOCK\_REGION (%CRG) Clock region.
- %BANK (%PBG) Package IO bank.

-rule\_body <arg> - (Required) This is the name of the Tcl procedure which defines the rule checking functionality. The Tcl procedure can be embedded here, into the -rule\_body option, or can be separately defined in a Tcl script that must be loaded with the source command when the tool is launched, or prior to running the report\_drc command.

The Tcl checker procedure can create DRC violation objects, using the <code>create\_drc\_violation</code> command, containing the design elements that are associated with a design rule violation. The tool populates the substitution keys in the message defined by <code>-msg</code> with the design elements from the violation object.

-severity <arg> - (Optional) Specifies the severity of the rule being created. The default value is Warning. The possible values are:

- ERROR
- "CRITICAL WARNING"
- WARNING
- ADVISORY

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



#### **Examples**

The following example defines a new design rule check named RAMW-1, with the hierarchy name and description defined, using the default severity of Warning, and calling the dataWidthCheck procedure when the check is run:

```
create_drc_check -name {RAMW-1} -hiername {RAMB} \
  -desc {Data Width Check} -rule body dataWidthCheck -severity Advisory
```

The following Tcl script defines the dataWidthCheck procedure which is called by the -rule\_body argument of the RAMW-1 check. This Tcl script file must be loaded into the tool using the source command, prior to running the report drc command.

```
# This is a simplistic check -- report BRAM cells with WRITE WIDTH B
# wider than 36.
proc dataWidthCheck {} {
  # list to hold violations
  set vios {}
  # iterate through the objects to be checked
  foreach bram [get cells -hier -filter {PRIMITIVE SUBGROUP == bram}] {
    set bwidth [get property WRITE WIDTH B $bram]
    if { \$bwidth > \overline{3}6} {
      # define the message to report when violations are found
      set msg "On cell %ELG, WRITE WIDTH B is $bwidth"
      set vio [ create drc violation -name {RAMW-1} -msg $msg $bram ]
      lappend vios $vio
  if {[llength $vios] > 0} {
   return -code error $vios
  } else {
   return {}
  }
create drc check -name {RAMW-1} -hiername {RAMB Checks} \
   -desc {Data Width Check} -rule body dataWidthCheck \
   -severity Advisory
```

**NOTE:** The script file can contain both the Tcl checker procedure, and the <code>create\_drc\_check</code> command that defines it for use by <code>report\_drc</code> command. In this case, when the Tcl script file is sourced, both the <code>dataWidthCheck</code> proc and the RAMW-1 design rule check are loaded into the tool.

- add\_drc\_checks
- create\_drc\_ruledeck
- create\_drc\_violation
- delete\_drc\_check
- get\_drc\_checks
- get\_drc\_violations
- report\_drc



# create\_drc\_ruledeck

Create one or more user defined DRC rule deck objects.

#### **Syntax**

create drc ruledeck [-quiet] [-verbose] <ruledecks>...

#### Returns

Drc ruledeck

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<ruledecks></ruledecks>	Names of DRC rule decks to create

#### **Categories**

DRC, Object

## **Description**

Create one or more user-defined rule decks for use when running report drc.

A drc\_ruledeck object is a collection of design rule checks, grouped for convenience, to be run at different stages of the FPGA design flow, such as during I/O planning or placement. The tool comes with a set of factory predefined rule decks. Use the <code>get\_drc\_ruledecks</code> command to return a list of the currently defined rule decks.

The rule decks created by this command are empty, without any checks. You must add design rule checks to the rule deck using the <code>add\_drc\_checks</code> command. Checks can be removed from a rule deck using the <code>remove\_drc\_checks</code> command. To see a list of design rule checks that are available to include in the ruledeck, use the <code>get\_drc\_checks</code> command.

This command returns the list of drc\_ruledecks created.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<ruledecks> - (Required) Specify the name of one or more user-defined DRC rule decks
to create.

## **Examples**

The following example creates two new drc\_ruledeck objects:

create drc ruledeck my rules project rules

- add\_drc\_checks
- delete\_drc\_ruledeck
- get\_drc\_checks
- get\_drc\_ruledecks
- remove\_drc\_checks
- report\_drc



# create\_drc\_violation

Create a DRC violation.

#### **Syntax**

```
create_drc_violation -name <arg> [-severity <arg>] [-msg <arg>]
[-quiet] [-verbose] [<objects>...]
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
-name	Specify the name for this rule. This is the typically a 4-6 letter specification for your rule.
[-severity]	Specify severity level for a DRC rule. Default: WARNING. Values: FATAL, ERROR, CRITICAL WARNING, WARNING, ADVISORY.
[-msg]	Specify your message string for this DRC rule.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	Cells, ports, pins, nets, clock regions, sites, package banks to query.

## **Categories**

DRC, Report

#### **Description**

Create a DRC violation object and manage the list of design objects associated with the violation for reporting by the report\_drc command.

The <code>create\_drc\_violation</code> command is specified as part of the Tcl checker procedure that defines and implements the checking feature of a user-defined design rule check created by the <code>create\_drc\_check</code> command. A violation object is created by the Tcl checker each time a violation of the design rule is encountered.



The process in brief is:

- Write a Tcl checker procedure to define the method applied when checking the user-defined rule, and the objects to check against the rule. The Tcl checker procedure is defined in a separate Tcl script that must be loaded by the source command prior to running report drc.
- Use create\_drc\_violation in the Tcl checker to identify and flag violations found when checking the rule against a design.
- Define a user-defined DRC rule check using the <code>create\_drc\_check</code> command that calls the Tcl checker proc from the <code>-rule body</code>.
- Create a rule deck using the <code>create\_drc\_ruledeck</code> command, and add the user-defined rule check to the rule deck using the <code>add\_drc\_checks</code> command.
- Run report\_drc, and specify either the rule deck, or the user-defined rule check to check for violations.

Violations are reported by the report\_drc command, and violation objects can be returned by the get\_drc\_violations command. The design objects associated with a DRC violation object can be obtained using the -of\_objects option of the appropriate get\_\* command, such as get\_cells, get\_nets, or get\_ports for instance:

get ports -of objects [get drc violations -name drc 1 NSTD\*]

#### **Arguments**

-name <arg> - (Required) The name of the design rule check associated with the violation. This should be the same name used by the create\_drc\_check command which calls the associated Tcl checker procedure from its -rule\_body argument. Messages from the create\_drc\_violation command are passed up to the drc\_check with the same -name.

-severity <arg> - (Optional) The severity of the created violation. This allows individual DRC violations to override the default severity of a specific rule check. The default severity for user-defined DRCs is determined by the definition of -severity in the create\_drc\_check command. The supported values are:

- ERROR
- "CRITICAL WARNING"
- WARNING
- ADVISORY

**NOTE:** The SEVERITY is stored as a property on the DRC rule associated with the DRC violation object.

-msg <arg> - (Optional) This is a violation specific message that is substituted for the general string variable (%STR) specified in the optional placeholder message defined in the create\_drc\_check command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<objects> - (Optional) Cell, port, pin, net, clock region, site, and package I/O bank objects associated with violations found by the Tcl checker procedure that are substituted into the placeholder message of the drc\_object with the same -name. Design objects map to substitution keys in the message as follows:

- %ELG netlist elements such as cells, ports, pins, and nets.
- %CRG clock regions.
- %SIG device sites.
- %PBG package I/O banks.

**NOTE:** Both the order and the type of <objects> passed from the create\_drc\_violation command must match the -msg specification from the create\_drc\_check command, or the expected substitution will not occur.

#### **Examples**

The following Tcl script defines the dataWidthCheck procedure which is called by the -rule\_body argument of the RAMW-1 check. This Tcl script file must be loaded into the tool using the source command, prior to running the report\_drc command.



Some features of the Tcl checker proc to notice are:

- A list variable is created to store violations (\$vios)
- A violation object is created, and added to the list variable, each time a violation is found.
- The placeholder key %ELG in the \$msg string is dynamically substituted with the specific \$bram cell associated with the violation.
- The dataWidthCheck proc returns an error code when any violations are found (\$vios >0) to inform the report drc command of the results of the check.
- The list of violations is passed along with the return code, and the violations are reported by report drc.

```
# This is a simplistic check -- report BRAM cells with WRITE WIDTH B
# wider than 36.
proc dataWidthCheck {} {
  # list to hold violations
 set vios {}
  # iterate through the objects to be checked
  foreach bram [get cells -hier -filter {PRIMITIVE SUBGROUP == bram}] {
    set bwidth [get property WRITE WIDTH B $bram]
    if { \$bwidth > \overline{3}6} {
      # define the message to report when violations are found
      set msg "On cell %ELG, WRITE WIDTH B is $bwidth"
     set vio [ create drc violation -name {RAMW-1} -msg $msg $bram ]
      lappend vios $vio
  if {[llength $vios] > 0} {
   return -code error $vios
  } else {
   return {}
create drc check -name {RAMW-1} -hiername {RAMB Checks} \
  -desc {Data Width Check} -rule body dataWidthCheck \
   -severity Advisory
```

**NOTE:** The script file can contain both the Tcl checker procedure, and the <code>create\_drc\_check</code> command that defines it for use by <code>report\_drc</code> command. In this case, when the Tcl script file is sourced, both the <code>dataWidthCheck</code> proc and the RAMW-1 design rule check are loaded into the tool.



- add\_drc\_checks
- create\_drc\_ruledeck
- create\_drc\_check
- get\_cells
- get\_drc\_checks
- get\_drc\_violations
- get\_nets
- get\_pins
- get\_ports
- get\_sites
- report\_drc
- set\_property



# create\_fileset

Create a new fileset.

#### **Syntax**

create\_fileset [-constrset] [-simset] [-blockset] [-clone\_properties
<arg>] -define\_from <arg> [-quiet] [-verbose] <name>

#### **Returns**

New fileset object

#### **Usage**

Name	Description
[-constrset]	Create fileset as constraints fileset (default)
[-simset]	Create fileset as simulation source fileset
[-blockset]	Create fileset as block source fileset
[-clone_properties]	Fileset to initialize properties from
-define_from	Name of the module in the source fileset to be the top of the blockset
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the fileset to be create

## **Categories**

Project, Simulation

#### **Description**

Defines a new fileset within a design project. Files can be added to a newly created fileset using the add\_files command.

A fileset is a list of files with a specific function within the project. One or more constraint files is a constraint set (-constrset); one or more simulation test benches is a simulation set (-simset). Only one fileset option can be specified when using the create\_fileset command. As a default, the tool will create a constraint fileset if the type is not specified.



You can also use the <code>create\_fileset -blockset</code> command to configure an IP core, or hierarchical module of the design, as an out-of-context (OOC) block. The block fileset, or blockset, creates a hierarchical file collection for the IP or module specified with the <code>-define\_from</code> option. The files related to the specified hierarchical module will be moved from their current fileset to the new blockset. When the blockset is created, the Vivado Design Suite also defines out-of-context synthesis and implementation runs for the block. The output products for the OOC module are stored in the blockset, including the synthesized design checkpoint (DCP) and any required structural simulation netlists. Stuctural simulation netlists are needed when a behavioral model for the block is not available, or is not available in the language supported by the target simulator. You can define an out-of-context constraint file for the IP or moduleif needed, and add the at to the block fileset as well.



**TIP:** Refer to the Vivado Design Suite User Guide: Designing with IP (UG896) or the Vivado Design Suite User Guide: Hierarchical Design (UG905) for more information on out-of-context design.

The create\_fileset command returns the name of the newly created fileset, or will return an error message if it fails.

#### **Arguments**

-constrset - (Optional) Creates a constraint set to hold one or more constraint files. This is the default fileset created if neither the -constrset, -simset, or -blockset argument is specified.

-simset - (Optional) Create a simulation fileset to hold one or more simulation source files. You can only specify one type of fileset argument, either -constrset or -simset. You will get an error if both are specified.

-blockset - (Optional) Create a block fileset to configure an IP core or hierarchical module for out-of-context design.



**IMPORTANT:** The -blockset option requires the -define\_from option to specify the IP or module to use as the top-level of the blockset.

-clone\_properties <arg> - (Optional) Clone the properties of a specified fileset to add to the newly created fileset. This is useful for ensuring that new filesets are created with needed properties such as USED IN.

-define\_from <arg> - (Optional) Specify the top-module of an IP core to define the block fileset.



**IMPORTANT:** This option is required when the -blockset option is used.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<name> - (Required) The name of the fileset to be created.

## **Examples**

The following example creates a new constraint file set named constraints2:

```
create fileset -constrset -quiet constraints2
```

**NOTE:** With -quiet specified, the tool will not return anything if it encounters an error in trying to create the specified fileset.

The following example creates an out-of-context (OOC) blockset for the hierarchical module specified by the <code>-define from option</code>:

```
create fileset -blockset -define from dac spi dac spi
```

The following example creates a new simulation fileset named sim 1:

```
\verb|create fileset -simset sim_1|\\
```

- add files
- current fileset
- synth\_ip



# create\_generated\_clock

Create a generated clock object.

#### **Syntax**

create\_generated\_clock [-name <arg>] [-source <args>] [-edges <args>]
[-divide\_by <arg>] [-multiply\_by <arg>] [-combinational] [-duty\_cycle
<arg>] [-invert] [-edge\_shift <args>] [-add] [-master\_clock <arg>]
[-quiet] [-verbose] <objects>

#### Returns

New clock object

#### **Usage**

Name	Description
[-name]	Generated clock name
[-source]	Master clock source object pin/port
[-edges]	Edge Specification
[-divide_by]	Period division factor: Value >= 1 Default: 1
[-multiply_by]	Period multiplication factor: Value >= 1 Default: 1
[-combinational]	Create a divide_by 1 clock through combinational logic
[-duty_cycle]	Duty cycle of clock period: Range: 0.0 to 100.0 Default: 50.0
[-invert]	Invert the signal
[-edge_shift]	Edge shift specification
[-add]	Add to the existing clock in source_objects
[-master_clock]	Use this clock if multiple clocks present at master pin
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of clock source ports, pins, or nets

## **Categories**

SDC, XDC

## Description

Generate a new clock object from an existing physical clock object in the design.



Clocks can be added to a design in one of three ways:

- Primary physical or virtual clocks defined with the create clock command.
- Derived clocks defined with the create\_generated\_clock command generated from a primary physical clock.
- Derived clocks automatically generated by the Vivado Design Suite when a clock propagates to an MMCM/PLL/BUFR.

You can also use the <code>create\_generated\_clock</code> command to change the name of clocks that the Vivado tool has auto-derived from an MMCM/PLL/BUFR. In this case, a new clock is not created, but an existing clock defined on the specified source object is renamed to the provided name. This requires <code>-name</code> and <code><object></code> to be specified, and supports the use of <code>-source</code> and/or <code>-master\_clock</code> to further identify the clock to rename when multiple clocks exist on the source object. Refer to the <code>Vivado Design Suite User Guide: Using Constraints (UG903)</code> for more information on renaming auto-derived clocks.



**IMPORTANT:** You cannot rename a clock that is already in use by other constraints at the time of renaming. You must rename the clock prior to any other appearance or use of the clock in an XDC file.

This command returns the name of the clock object that is created, or returns an error if it fails.

#### **Arguments**

-name <arg> - (Optional) The name of the generated clock to create on the specified object, or the name to assign to an existing clock on the specified object. If no name is specified, the generated clock will be given the name of the <object> it is assigned to. If assigned to multiple <objects>, the name will be the first object in the list.

-source <arg> - (Optional) The pin or port of the master clock from which to derive the generated clock. The master clock must be a previously defined physical clock, not a virtual clock; but can be a primary clock or another generated clock. If the source pin or port currently has multiple clocks defined, the -master\_clock option must be used to identify which clock on the source is to be used to define the generated clock.

-edges <arg> - (Optional) Specifies the edges of the master clock to use in defining transitions on the generated clock. Specify transitions on the generated clock in a sequence of 1, 2, 3, by referencing the appropriate edge count from the master clock in numerical order, counting from the first edge. The sequence of transitions on the generated clock defines the period and duty cycle of the clock: position 1 is the first rising edge of the generated clock, position 2 is the first falling edge of the generated clock and so defines the duty cycle, position 3 is the second rising edge of the generated clock and so defines the clock period. Enclose multiple edge numbers in braces {}. See the example below for specifying edge numbers.

-divide\_by <arg> - (Optional) Divide the frequency of the master clock by the specified value to establish the frequency of the generated clock object. The value specified must be >= 1, and must be specified as an integer.

-multiply\_by <arg> - (Optional) Multiply the frequency of the master clock by the specified value to establish the frequency of the generated clock object. The value specified must be >= 1, and must be specified as an integer. The default is 1.

-combinational - (Optional) Define a combinational path to create a "-divide\_by 1" generated clock.



- -duty\_cycle <arg> (Optional) The duty cycle of the generated clock defined as a
  percentage of the new clock period when used with the -multiply\_by argument. The value
  is specified as a percentage from 0.0 to 100. The default value is 50.0.
- -invert (Optional) Create a generated clock with the phase inverted from the master clock.
- -edge\_shift <arg> (Optional) Shift the edges of the generated clock by the specified values relative to the master clock. See the example below for specifying edge shift.
- -add (Optional) Add the generated clock object to an existing clock group specified by <objects>.

**NOTE:** -master clock and -name options must be specified with -add.

-master\_clock <arg> - (Optional) If there are multiple clocks found on the source pin or port, the specified clock object is the one to use as the master for the generated clock object.

**NOTE:** -add and -name options must be specified with -master clock.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) The pin or port objects to which the generated clock should be
assigned. If the specified objects already have a clock defined, use the -add option to add the
new generated clock and not overwrite any existing clocks on the object.

## **Examples**

The following example defines a generated clock that is divided from the master clock found on the specified CLK pin. Since -name is not specified, the generated clock is assigned the same name as the pin it is assigned to:

```
create_generated_clock -divide_by 2 -source \
    [get pins clkgen/sysClk] fftEngine/clk
```

The following example defines a generated clock named CLK1 from the specified source clock, specifying the edges of the master clock to use as transition points for the generated clock, with edges shifted by the specified amount. In this example, the <code>-edges</code> option indicates that the second edge of the source clock is the first rising edge of the generated clock, the third edge of the source clock is the first falling edge of the generated clock, and the eighth edge of the source clock is the second rising edge of the generated clock. These values determine the period of the generated clock as the time from edge 2 to edge 8 of the source clock, and the duty cycle as the percentage of the period between edge 2 and edge 3 of the source clock. In addition, each edge of the generated clock is shifted by the specified amount:

```
create_generated_clock -name CLK1 -source CMB/CLKIN -edges {2 3 8} \ -edge shift {0 -1.0 -2.0} CMB/CLKOUT
```

**NOTE:** The waveform pattern of the generated clock is repeated based on the transitions defined by the -edges argument.



This example creates two generated clocks from the output of a MUX, using <code>-master\_clock</code> to identify which clock to use, using <code>-add</code> to assign the generated clocks to the Q pin of a flip flop, and using <code>-name</code> to define a name for the generated clock, since the object it is assigned to has multiple clocks assigned:

```
create_generated_clock -source [get_pins muxOut] -master_clock M_CLKA \ -divide_by 2 -add -name gen_CLKA [get_pins flop_Q] create_generated_clock -source [get_pins muxOut] -master_clock M_CLKB \ -divide_by 2 -add -name gen_CLKB [get_pins flop_Q]
```

The following example renames the automatically named clock that is derived by the Vivado Design Suite on the MMCM clock output:

create\_generated\_clock -name CLK\_DIV2 [get\_pins mmcm/CLKOUT1]

- check\_timing
- create\_clock
- get\_generated\_clocks
- get\_pins
- set\_clock\_latency
- set\_clock\_uncertainty
- set\_propagated\_clock



# create\_hw\_axi\_txn

Create hardware AXI transaction object.

#### **Syntax**

```
create_hw_axi_txn [-address <arg>] [-data <arg>] [-size <arg>] -type
<arg> [-len <arg>] [-burst <arg>] [-cache <arg>] [-id <arg>] [-force]
[-quiet] [-verbose] <name> <hw_axi>
```

#### **Returns**

New hardware AXI transaction object

## **Usage**

Name	Description
[-address]	AXI read or write address. Default: Address zero
[-data]	Transaction data. Default: All zeroes
[-size]	Deprecated. Data word size in bits. This is now automatically set based on the IP core properties.
-type	READ or WRITE transaction.
[-len]	Length of the transaction in data words. Default: 1
[-burst]	Burst type: INCR,FIXED or WRAPPED. Default: INCR
[-cache]	AXI cache type. Default: 3
[-id]	Address ID. Default: 0
[-force]	Overwrite an existing transaction with the specified name if it exists, otherwise create a new transaction. Default: 0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of new object.
<hw_axi></hw_axi>	Associated hardware AXI core object.

## **Categories**

Hardware

## Description

Define a read or write transaction for the JTAG to AXI Master core, hw\_axi object, specified by the get hw axis command.



The JTAG to AXI Master is a customizable IP core that works as an AXI Master to drive AXI transactions and drive AXI signals that are internal to the hardware device. The JTAG-AXI core supports all memory-mapped AXI interfaces, except AXI4-Stream, and supports the AXI-Lite protocol. Detailed documentation on the IP core can be found in the *LogiCORE IP JTAG to AXI Master Product Guide (PG174)*.

AXI transactions are read/write burst transactions from the JTAG to AXI Master core onto AXI signals connected to the core. The AXI transaction lets you configure aspects of the read or write transaction such as the data to send and the address to send it to. These defined transactions are stored as properties of the specified hw\_axi object, waiting to be run and reported using the run\_hw\_axi and report\_hw\_axi\_txn commands.

The command returns the name of the hw\_axi\_txn object created, or returns an error if it fails.

## **Arguments**

- -address <arg> (Optional) Specify the address of the register on the hw\_axi object to read from, or write into. Default address 0000.
- -data <arg> (Optional) The data value specified in hexadecimal format to write into the address location of the hw axi for WRITE transactions. The default data value is all zeros.
- -type [ READ | WRITE ] (Required) Specify the AXI transaction to READ from the specified address, or WRITE into it.
- -len <arg> (Optional) The length of the READ or WRITE transaction, specified as the number of data words to read or write, based on the -size option. The default is 1.
- -burst <arg> (Optional) The type of AXI bursts to perform. Bursts can be specified as INCR, FIXED, or WRAPPED. The default data burst is incremental (INCR).
- -cache <arg> (Optional) The AXI command cache to implement, specified in decimal form. The default value is 3. For more information on read/write cache settings refer to the *LogiCORE IP Product Guide: JTAG to AXI Master (PG174)*.
- -id <arg> (Optional) The ID to assign to the AXI transaction, specified in decimal form. This lets the tool identify responses to various read and write transactions.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.
- **NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.
- -verbose (Optional) Temporarily override any message limits and return all messages from this command.
- **NOTE:** Message limits can be defined with the set msg config command.
- <name> (Required) The name to give to the newly created AXI transaction object. This name can be used to access or recall the transaction.
- <a href="hw\_axi"> (Required)</a> The hw\_axi object to define the transaction for. The hw\_axi must be specified as an object returned by the  $get_hw_axi$  command, and can not simply be specified by name.



## **Example**

The following example specifies a WRITE transaction, with a data value of decimal 10 specified as a hexadecimal value, to be written in a 2 data word transaction for 32-bit data words:

The following example creates a new hardware AXI transaction object, hw\_axi\_txn, which writes the specified 128 bit data stream into the specified address of the hw\_axi object. The new AXI transaction is named write\_txn:

```
create_hw_axi_txn write_txn [get_hw_axis hw_axi_1] -type WRITE \
-len 4 -data {44444444 33333333 22222222 11111111}
```

This example creates AXI read and write transactions, runs the hw axi, and reports on the results:

```
create_hw_axi_txn wr_txn [lindex [get_hw_axis] 0] -address 80000000 \
-data {11112222 33334444 55556666 77778888} -len 4 -type write
create_hw_axi_txn rd_txn [lindex [get_hw_axis] 0] -address 80000000 \
-len 4 -type read

run_hw_axi [get_hw_axi_txns wr_txn]
set wr_report [report_hw_axi_txn wr_txn -w 32]
puts $wr_report

run_hw_axi [get_hw_axi_txns rd_txn]
set rd_report [report_hw_axi_txn rd_txn -w 32]
puts $rd_report

close_hw_target;
disconnect hw server;
```

This example creates a sequence of READ type hw\_axi transactions, and then runs them:

```
# Read registers
create hw axi txn -address [format %08x [expr $baseaddr + \
   $MM2S VDMACR OFFSET]] -type read txn00 [get hw axis hw axi 1]
create_hw_axi_txn -address [format %08x [expr $baseaddr + \
   $MM2S VDMASR OFFSET]] -type read txn01 [get hw axis hw axi 1]
create hw axi txn -address [format %08x [expr $baseaddr +
   $MM2S_REG_INDEX_OFFSET]] -type read txn02 [get_hw_axis hw_axi_1]
create hw axi txn -address [format %08x [expr $baseaddr + \
   $PARK PTR REG OFFSET]] -type read txn03 [get hw axis hw axi 1]
create_hw_axi_txn -address [format %08x [expr $baseaddr + \
   $VERSION OFFSET]] -type read txn04 [get hw axis hw axi 1]
create hw axi txn -address [format %08x [expr $baseaddr + \
   $S2MM VDMACR OFFSET]] -type read txn05 [get hw axis hw axi 1]
create hw axi txn -address [format %08x [expr $baseaddr + \
   $S2MM VDMASR OFFSET]] -type read txn06 [get hw axis hw axi 1]
create hw axi txn -address [format %08x [expr $baseaddr +
   $S2MM VDMA IRQ OFFSET]] -type read txn07 [get hw axis hw axi 1]
run hw axi -quiet [get hw axi txns]
```



- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- report\_hw\_axi\_txn
- reset\_hw\_axi
- run\_hw\_axi



# create\_hw\_bitstream

Read bitstream file into memory.

#### **Syntax**

create\_hw\_bitstream -hw\_device <arg> [-mask <arg>] [-nky <arg>]
[-detect partial] [-quiet] [-verbose] [<file>]

#### **Returns**

Nothing

## **Usage**

Name	Description
-hw_device	Target hw_device connection
[-mask]	Mask file for hw device
[-nky]	Encryption file for hw device
[-detect_partial]	detects partial bitstream
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file>]</file>	Bitstream filename

## **Categories**

Hardware

# **Description**

Read a bitstream file, created with the write\_bitstream command, to create a hw\_bitstream object, and associate that object with a hw\_device object in the Hardware Manager feature of the Vivado Design Suite.

The hw\_bitstream object is associated with the specified hw\_device through the PROGRAM.HW\_BITSTREAM property on the device. This property is automatically set by the create\_hw\_bitstream command. The PROGRAM.FILE property is also set to reflect the file path of the specified bitstream file.

**NOTE:** A hw\_bitstream object is also automatically created and associated with a hw\_device object when you use the program hw devices command.



The mask file written with the bitstream file, using the write\_bitstream -mask command, is associated through the MASK property on the hw\_bitstream object. The encryption key file required for use with encrypted bitstreams is associated through the ENCRYPTION.FILE property on the hw\_bitstream object. These files are associated with the hw\_bitstream object using the -mask and -nky options.

The created hw\_bitstream object can be removed with the delete hw bitstream command.

This command returns the name of the hw\_bitstream object created, or returns an error if it fails.

## **Arguments**

-hw\_device <arg> - (Required) Specify the hw\_device object to associate the hw\_bitstream object with. The hw\_device must be specified as an object as returned by the get\_hw\_devices or current hw device commands.

-mask <arg> - (Optional) Specify the mask file to use with the device indicating which
bits in the bitstream should be compared to readback data for verification purposes. The
mask file is written by the write\_bitstream -mask\_file command, and is used by the
verify\_hw\_bitstream command to verify the programmed bitstream is correct. The
specified mask is defined with the MASK property on the created hw\_bitstream object.

-nky <arg> - (Optional) Specify the encryption key file to program into the eFUSE registers or battery backed-up SRAM (BBR). The encryption key defined in the NKY file is written by the write\_bitstream command, and is required for use with an encrypted bitstream. The specified NKY file is defined with the ENCRYPTION.FILE property on the created hw\_bitstream object. The encryption key value is extracted from the file and defined on the ENCRYPTION.KEY property.

-detect\_partial - (Optional) Detects a partial bitstream file created by the write\_bitstream -reference\_bitfile command. This enables incremental programming of the hardware device with the partial bitstream file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The name of the bitstream file to read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

# **Example**

The following example creates a hw\_bitstream object from the specified bitstream file, and associates it with the current hw\_device object:

create\_hw\_bitstream -hw\_device [current\_hw\_device] C:/Data/design1.bit



The following example creates a hw\_bitstream object for the current hw\_device, and specifies the mask file and encryption key file (nky) to associate with the bitstream:

```
create_hw_bitstream -hw_device [current_hw_device] \
-mask ./project_cpu_encrypt.runs/impl_1/top.msk \
-nky ./project_cpu_encrypt.runs/impl_1/top.nky \
./project_cpu_encrypt.runs/impl_1/top.bit
```

- current\_hw\_device
- delete\_hw\_bitstream
- get\_hw\_devices
- program\_hw\_devices
- set\_property
- write\_bitstream



# create\_hw\_cfgmem

Read cfgmem file into memory.

#### **Syntax**

create\_hw\_cfgmem -hw\_device <arg> [-quiet] [-verbose] <mem\_device>

#### Returns

Nothing

#### **Usage**

Name	Description
-hw_device	hw_device object with which to associate hw_cfgmem object
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<mem_device></mem_device>	name of flash memory device as returned by get_cfgmem_parts

## **Categories**

Hardware

# **Description**

Create a hw\_cfgmem object associated with the specified hw\_device.

The process whereby the bitstream data is loaded or programmed into the Xilinx® FPGA is called configuration. Configuration is designed to be flexible to accommodate different application needs and, wherever possible, to leverage existing system resources to minimize system costs.

Xilinx FPGAs are configured by loading design-specific configuration data, in the form of a bitstream file, into the internal memory of the hw\_device. The hw\_cfgmem defines a flash memory device used for configuring and booting the Xilinx FPGA device. Once the hw\_cfgmem object is created, and associated with the hw\_device, the configuration memory can be programmed with the bitstream and other data using the program\_hw\_cfgmem command.



The hw\_cfgmem object is associated with the specified hw\_device object through the PROGRAM.HW\_CFGMEM property on the device object. Use the <code>get\_hw\_cfgmems</code> command to work with the hw\_cfgmem object, or use the <code>get\_property</code> command to obtain the object from the hw device:

get\_property PROGRAM.HW\_CFGMEM [current\_hw\_device]



**TIP:** When creating a new hw\_cfgmem object, you can also associate the object with a Tcl variable as shown in the example below. By referring to the variable, you can set properties on the object, and use the object with other Tcl commands like program\_hw\_cfgmem or readback hw cfgmem.

This command returns the created hw\_cfgmem object, or returns an error if it fails.

#### **Arguments**

-hw\_device <arg> - (Required) Specify the hw\_device object to associate the memory configuration device with. The hw\_device must be specified as an object as returned by the get hw devices command or current hw device command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<mem\_device> - (Required) Specify the flash memory device to use for configuring the
associated hw\_device. The configuration memory must be specified as a cfgmem\_part object
object using the get\_cfgmem\_parts command.

**NOTE:** The COMPATIBLE\_PARTS property of the cfgmem\_part object identifies which Xilinx devices a configuration memory is compatible with.



## **Example**

The following example:

- 1. Gets the PART associated with the current hw device.
- 2. Gets a list of cfgmem\_parts that are compatible with the device part.
- 3. Uses one of the compatible parts to create a new hw\_cfgmem object.
- 4. Sets the PROGRAM.FILE property of the current hw\_cfgmem object to the cfgmem file created with the write cfgmem command.
- 5. Programs the current hw\_cfgmem object.

```
set devPart [get_property PART [current_hw_device]]
set cfgParts [get_cfgmem_parts -of [get_parts $devPart]]
create_hw_cfgmem -hw_device [current_hw_device] [lindex $cfgParts 0 ]
set_property PROGRAM.FILE {C:/Data/cfgmem_file.mcs} [current_hw_cfgmem]
program hw cfgmem [current hw cfgmem]
```

- current\_hw\_cfgmem
- current\_hw\_device
- delete\_hw\_cfgmem
- get\_cfgmem\_parts
- get\_hw\_cfgmems
- get\_property
- program\_hw\_cfgmem
- readback\_hw\_cfgmem
- write\_cfgmem



# create\_hw\_device

Create a hw\_device (jtag chain) on an open target.

## **Syntax**

create\_hw\_device [-idcode <arg>] [-irlength <arg>] [-mask <arg>] [-part
<arg>] [-quiet] [-verbose]

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-idcode]	hexadecimal device id code
[-irlength]	decimal device ir length
[-mask]	hexadecimal device mask value
[-part]	part type of device to create
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Hardware

## **Description**

The Vivado hardware manager supports programming of hardware devices through the use of Serial Vector Format (SVF) files. SVF files are ASCII files that contain both programming instructions and configuration data. These files are used by ATE machines and embedded controllers to perform boundary-scan operations. The SVF file captures the JTAG commands needed to program the bitstream directly into a Xilinx device, or indirectly into a flash memory device. The SVF file can be written using the write\_hw\_svf command, or applied to an open hw\_target through the execute\_hw\_svf command. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information.



The specific process for creating the hw\_svf file is:

- 1. Create an SVF target using create\_hw\_target.
- 2. Open the SVF target.
- 3. Create one or more devices on the SVF target using create hw device.
- 4. Program the devices using commands like program hw devices.
- 5. Write the SVF file of operation commands using write hw svf.

The create\_hw\_device command creates a hw\_device object on an open SVF target, adding it to the JTAG chain. This device can be queried and programmed like other hw\_targets using commands like get\_hw\_devices and program\_hw\_devices.

You can create both Xilinx devices and user-defined parts to add to the JTAG chain on the open SVF hw\_target. For Xilinx devices, simply specify a recognized part number and the Vivado tool will define it with the appropriate details. For user-defined parts you must specify the JTAG ID code, IR length, and mask details using the appropriate options. User-defined parts are added as space-holder devices to the JTAG chain as on the SVF hw\_target. You can get the user-part with get\_hw\_devices command, and query the properties of the part with report property, but you cannot program user-parts.



**IMPORTANT:** You should create all the devices to define the JTAG chain for the SVF target, before performing any operations on the JTAG chain. If you mix create\_hw\_device commands with programming commands the JTAG chain referenced in the SVF file will be improperly defined and will not work during execute hw svf.

After creating the hw\_device on the SVF target, you can exercise the device with supported operations such as associating a bitstream file (.bit) and programming the device:

```
set_property PROGRAM.FILE {C:/Data/design.bit} [current_hw_device]
program hw devices [current hw device]
```

The create hw device command returns nothing if successful, and returns an error if it fails.

# **Arguments**

- -idcode <arg> (Optional) Specifies the JTAG ID code for the user-defined device. This is not required when specifying a Xilinx part.
- -irlength <arg> (Optional) Specifies the JTAG Instruction Register (IR) length for the user-defined device. This is not required when specifying a Xilinx part.
- -mask <arg> (Optional) Specifies the mask used to read the Data Registers (DR) from the device in the JTAG chain. The mask defines which bits in the device response are valid. Masked bits will be ignored. This is not required when specifying a Xilinx part.
- -part <arg> Specifies a Xilinx part for the device, or specifies a user-defined part name.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example creates an SVF target, opens that target, and creates a new hw\_device on the target:

```
create_hw_target my_svf_target
open_hw_target
create hw device -part xc7k325t
```

This example demonstrates the correct order of creating multiple devices on an SVF target. An SVF target is created and opened, then a Xilinx device, a user part, and a second Xilinx device are created on the current target. The bitstream properties are defined for the two Xilinx devices, the devices are programmed, and an SVF file is written:

```
open_hw
connect_hw_server
create_hw_target my_svf_target
open_hw_target
create_hw_device -part xc7k325t
create_hw_device -idcode 01234567 -irlength 8 -mask ffffffff -part userPart1
create_hw_device -part xcku9p
set_property PROGRAM.FILE {C:/Data/k7_design.bit} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Data/ku_design.bit} [lindex [get_hw_devices] 2]
program_hw_devices [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 2]
write hw svf C:/Data/myDesign.svf
```

- create\_hw\_target
- current\_hw\_device
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets
- open\_hw\_target
- program\_hw\_devices
- set\_property



# create\_hw\_probe

Create hardware probe object.

## **Syntax**

create\_hw\_probe [-no\_gui\_update] [-map <arg>] [-quiet] [-verbose]
<name> <core>

#### Returns

New hardware probe object

## **Usage**

Name	Description
[-no_gui_update]	Defer GUI update.
[-map]	Declaration of bits. Default: 0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of new object. Bus probes have range appended.
<core></core>	Associated hardware ILA core object.

# **Categories**

Hardware

## **Description**

This command creates a new user-defined probe on the specified ILA core to define triggers and view data in the Vivado Logic Analyzer. The new probe can combine specific bit values of existing probes to simplify or clarify the data presented in the waveform viewer. Captured data samples from the user-defined probe can be reported with the list hw samples command.

User-defined probes can map bit values from a single physical probe on the ILA core, or can combine bit values from multiple physical probes onto a single user-defined probe. Probes that map bits from a single probe can be used to create triggers and view data. Probes that combine bits from multiple physical probes can only be used for viewing data in the Vivado Logic Analyzer.

You can delete user-defined probes with the delete hw probes command.

The create\_hw\_probe command returns the user-defined probe name when successful, or returns an error if it fails.



## **Arguments**

-no\_gui\_update - (Optional) Do not update the GUI in the Vivado logic analyzer to reflect the addition of the user-defined probe.

-map <arg> - (Optional) Specifies the physical probe port name and signal bits to map into the new user-defined probe. Physical probe ports are the ports on the specified hw\_ila object, and are related to signals being probed by the ILA core. The -map argument is specified as a list of physical probe port names and bits:

```
-map {0011 probe3[19] probe3[6]}
```



**TIP:** The map can also include constant values as indicated above.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - Specifies the name to assign to the user-defined probe, as a combination of name and probe width, probeName[0:3] for instance. If no width is specified, the default probe width is one bit.

**NOTE:** The user-defined probe width must match the number of bits specified in the -map argument.

<core> - Specifies the ILA core object. The hw\_ila can be specified by name or as an object
returned by the get hw ilas command.

# **Examples**

The following example maps bits from multiple physical probes onto a new user-defined probe on the specified ILA core:

```
create hw probe -map {0011 probe5[3:0] probe8 probe9} myProbeAR[9:0] hw ila 1
```



**TIP:** The -map option combines 10 bits onto the new probe, so the probe name specifies a matching port width.

The following example creates a hw\_probe with copies of the most-significant bit to sign-extend a 30-bit signal to align it with other 32-bit signed signals:

```
create_hw_probe -map {probe0[29] probe0[29] probe0[29:0]} \
mySignExtendedProbe[31:0] [get hw ilas hw ila 1]
```

- get\_hw\_ilas
- get\_hw\_probes



# create\_hw\_sio\_link

Create a new link between hardware RX and TX endpoints. There must be at least one hardware TX or RX endpoint specified. If one is missing, the endpoint will be treated as Unknown. The unknown endpoint can be renamed in a link property.

## **Syntax**

```
create_hw_sio_link [-description <arg>] [-quiet] [-verbose]
[<hw sio rx>] [<hw sio tx>]
```

#### **Returns**

The new hardware SIO link

#### **Usage**

Name	Description
[-description]	Description of link. Default: Link object name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_sio_rx>]</hw_sio_rx>	RX endpoint. Default: None
[ <hw_sio_tx>]</hw_sio_tx>	TX endpoint. Default: None

# **Categories**

Hardware

# **Description**

Define a communication links between transmitter (TX) and receiver (RX) objects on the GTs of the IBERT debug core implemented on the current hardware device.

Vivado Serial I/O analyzer is a link-based analyzer, which lets you link between any transmitter and receiver within the IBERT design. The links define the communication paths and protocols between transmitters and receivers of the GigaBit transceivers on the device. You can configure the links by using the set\_property command to specify property values on the link object. Refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information on configuring links.

This command returns the created hw\_sio\_link object, or returns an error if it fails.



#### **Arguments**

-description <arg> - (Optional) Provide a brief description that acts as a label for the link.
This description is stored on the DESCRIPTION property of the hw\_sio\_link object.



**TIP:** The NAME property of the hw\_sio\_link objects is a full path designation of the link from the transmitter (TX) to receiver (RX) GTs on the IBERT debug core, including the hw\_server, hw\_target, hw\_device, and hw\_sio\_ibert objects. Any description you provide here can be used as a shortcut to help locate the link.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<a href="hw\_sio\_rx"> - (Optional)</a> Specify the receiver element of the GT to include in the communication link. The receiver must be specified as an object as returned by the get hw rxs command.

<a href="hw\_sio\_tx"> - (Optional)</a> Specify the transmitter element of the GT to include in the communication link. The transmitter must be specified as an object as returned by the  $get_hw_txs$  command.



**IMPORTANT:** Although the receiver and transmitter are marked as optional, at least one must be provided to create a link. A link with only a transmitter or receiver is considered an open-ended link.

## **Example**

The following example creates a communication link between the specifed RX and TX



**TIP:** In the example above the TX precedes the RX. The order of these objects is not significant.

- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups



# create\_hw\_sio\_linkgroup

Create a new hardware SIO link group.

## **Syntax**

create\_hw\_sio\_linkgroup [-description <arg>] [-quiet] [-verbose]
<hw sio links>

#### **Returns**

The new hardware SIO link group

## **Usage**

Name	Description
[-description]	Description of link group. Default: Link group object name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_links></hw_sio_links>	hardware SIO links

## **Categories**

Hardware

# Description

Create a new group to associate the specified TX to RX communication links on the IBERT debug core implemented on the current device.

Vivado Serial I/O analyzer is a link-based analyzer. The links define the communication paths and protocols between transmitters and receivers of the GigaBit transceivers on the device. Link groups, or hw\_sio\_linkgroup objects, let you associate links into related groups, to collectively configure properties and run scans.

This command returns the name of the linkgroup created, or returns an error if the command fails.

## Arguments

-description <arg> - (Optional) Provide a brief description that acts as a label for the link group. This description is stored on the DESCRIPTION property of the hw\_sio\_linkgroup object.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_sio\_links> - (Required) Specify one or more hw\_sio\_link objects to associate together as a group. The hw\_sio\_links must be specified as objects as returned by the create hw sio link or get hw sio links commands.

**NOTE:** If you include a hw\_sio\_link object that already belongs to another linkgroup, the command will return an error.

## **Example**

The following example uses the DESCRIPTION property on hw\_sio\_link objects to identify which links to add to a new link group:

```
create_hw_sio_linkgroup -description "LoopBack Links" \
   [get_hw_sio_links -filter {DESCRIPTION == Link_12 || DESCRIPTION == \
   "Link 9" || DESCRIPTION == "Link 10" || DESCRIPTION == "Link 11" }]
```

- create hw sio link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups



# create\_hw\_sio\_scan

Create a new hardware SIO scan. If a Link object is passed in, it must have a RX Endpoint object.

## **Syntax**

create\_hw\_sio\_scan [-description <arg>] [-link\_settings <arg>] [-quiet]
[-verbose] <scan\_type> [<hw\_sio\_object>]

#### **Returns**

The new hardware SIO scan

## **Usage**

Name	Description
[-description]	Description of scan Default: Scan object name
[-link_settings]	List of Link properties and values to set before running the scan. Default: None
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<scan_type></scan_type>	Scan Type Options: 1d_bathtub, 2d_full_eye
[ <hw_sio_object>]</hw_sio_object>	RX endpoint or Link object to perform scan on. Default: None

# **Categories**

Hardware

# **Description**

Create a serial I/O analyzer scan object for the specified communication link on the IBERT debug core.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized Eye Scan hardware of Xilinx UltraScale devices or 7 Series FPGAs. The Vivado serial I/O analyzer feature lets you to create, run, and save link scans.

This command creates and returns a link scan object that you can use with the run\_hw\_sio\_scan command to run analysis on the specified links, or GT receivers. You can also save the scan to disk using the write hw sio scan command.

You can remove the created scan object using remove hw sio scan.

This command returns the hw sio scan object, or returns an error if he command fails.



## **Arguments**

-description <arg> - (Optional) Provide a brief description that acts as a label for the serial I/O analyzer scan. The description can be used to identify the <hw\_sio\_scan object>. For instance, you can identify the receiver port, so that when you are sweeping many ports you can keep track of which port the scan plot s for.

-link\_settings <arg> - (Optional) Specify a list of Link properties and values to set before running the scan. If no link settings are provided, the default settings are used. Refer to *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for a description of scan properties and settings.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<scan type> - (Required) Specify the scan type. Valid types include:

- 1d\_bathtub Scan all horizontal sampling points through the 0 vertical axis.
- 2d\_full\_eye Scan all horizontal and vertical sampling points to create an "eye".



**TIP:** The results of the bathtub scan can be saved to a file with write\_hw\_sio\_scan, but the plot cannot be displayed in the Vivado serial I/O analyzer using display\_hw\_sio\_scan.

<a href="hw\_sio\_object"><a href="hw\_sio\_object">hw\_sio\_link</a>, or receiver, hw\_sio\_rx, to define the scan object for. The link or receiver must be specified as objects as returned by the get hw sio links or get hw sio rxs commands.

**NOTE:** The create\_hw\_sio\_scan command requires the hw\_sio\_object to be specified as a list of one object.

## Example

The following example defines a scan for the specified link:

```
create_hw_sio_scan -description {LoopBack} 2d_full_eye \
    [get_hw_sio_links Link_1]
```



- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_scans
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_scan
- run\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



# create\_hw\_sio\_sweep

Create a new hardware SIO sweep. If a Link object is passed in, it must have a RX Endpoint object.

## **Syntax**

create\_hw\_sio\_sweep [-description <arg>] [-iteration\_settings <arg>]
[-quiet] [-verbose] <scan type> [<hw sio link>]

#### Returns

The new hardware SIO sweep

## **Usage**

Name	Description
[-description]	Description of sweep Default: Sweep object name
[-iteration_settings]	List of LINK_SETTINGS for each scan to set before running the sweep. Default: None
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<scan_type></scan_type>	Sweep Type Options: 1d_bathtub, 2d_full_eye
[ <hw_sio_link>]</hw_sio_link>	Link object to perform sweep on. Default: None

# **Categories**

Hardware

# **Description**

Create a serial I/O analyzer link sweep object to run multiple scans across a range of values.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized features of Xilinx® UltraScale™ devices or 7 Series FPGAs. It can also be helpful to run multiple scans on a the link with different configuration settings for the GTs. This can help you determine which settings are best for your design. The Vivado® serial I/O analyzer feature enables you to define, run, and save link sweeps, or collections of link scans run across a range of values.

This command creates and returns a link sweep object that you can use with the run\_hw\_sio\_sweep command to run analysis on the specified links, or GT receivers. You can also save the sweep scan to disk using the write hw sio sweep command.

You can remove the created sweep object using remove hw sio sweep.

This command returns the hw\_sio\_sweep object, or returns an error if the command fails.



## **Arguments**

-description <arg> - (Optional) Provide a brief description that acts as a label for the serial I/O analyzer sweep scan.

-iteration\_settings <arg> - (Optional) Specify a list of properties to vary across multiple scans. Refer to *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for a description of iteration settings.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<scan type> - (Required) Specify the scan type. Valid types include:

- 1d\_bathtub Scan all horizontal sampling points through the 0 vertical axis.
- 2d\_full\_eye Scan all horizontal and vertical sampling points to create an "eye".



**TIP:** The results of the bathtub scan can be saved to a file with write\_hw\_sio\_scan, but the plot cannot be displayed in the Vivado serial I/O analyzer using display\_hw\_sio\_scan.

<hw\_sio\_link> - (Required) Specify the hw\_sio\_link to define the sweep object for. The link must be specified as objects as returned by the get\_hw\_sio\_links command.

## **Example**

The following example defines a variable for the hw\_sio\_sweep object created, then runs the sweep scan:

```
set xil_newSweep [create_hw_sio_sweep -description {Sweep 0} 2d_full_eye \
    [lindex [get_hw_sio_links *MGT_X0Y10/TX*] 0 ]]
run_hw_sio_sweep [get_hw_sio_sweeps $xil_newSweep]
```

- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_scans
- get hw sio sweeps
- remove\_hw\_sio\_scan
- remove\_hw\_sio\_sweep
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_sweep





# create\_hw\_target

Create a hw\_target (jtag chain) and set its name.

## **Syntax**

create hw target [-copy <arg>] [-quiet] [-verbose] <target name>

#### Returns

Hardware targets

## **Usage**

Name	Description
[-copy]	hardware target copy Default: copy of existing target
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<target_name></target_name>	name of hardware target to create

# **Categories**

#### Hardware

# Description

The Vivado hardware manager supports programming of hardware devices through the use of Serial Vector Format (SVF) files. SVF files are ASCII files that contain both programming instructions and configuration data. These files are used by ATE machines and embedded controllers to perform boundary-scan operations. The SVF file captures the JTAG commands needed to program the bitstream directly into a Xilinx device, or indirectly into a flash memory device. The SVF file can be written using the write\_hw\_svf command, or applied to an open hw\_target through the execute\_hw\_svf command. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information.

The specific process for creating the hw\_svf file is:

- 1. Create an SVF target using create hw target.
- 2. Open the SVF target.
- 3. Create one or more devices on the SVF target using create hw device.
- 4. Program the devices using commands like program hw devices.
- 5. Write the SVF file of operation commands using write hw svf.



The create\_hw\_target command creates an SVF hw\_target object on the current hw\_server that can be used as a platform for programming devices, and exporting the programming commands in an SVF file. The SVF target, is a hw\_target object that can be queried and managed like other hw\_targets using commands like get hw targets and current hw target.

**NOTE:** When using the SVF flow, Xilinx recommends that you connect to a local hw\_server on your system, as the SVF target does not require connection to an actual hardware board or device.

SVF hw\_targets can be identified by the boolean IS\_SVF property that can be returned by get property or report property commands. This property is TRUE for SVF targets.

This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-copy <arg> - (Optional) Specifies that the new SVF hw\_target should be a copy of an existing hw\_target. The argument specifies a physical hw\_target or SVF hw\_target as returned by the get hw targets command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<target name > - Specifies the name to assign to the new SVF hw\_target object.

# **Examples**

The following example creates a SVF hw\_target object that is a copy of the specified hw\_target:

```
create hw target -copy [get hw targets *210203327996A] svfTarget
```

The following example gets the currently defined SVF hw target objects:

```
get hw targets -filter {IS SVF}
```

The following example shows all of the steps needed for the SVF flow. First open the Vivado hardware manager and connect to a local hw\_server; create and open an SVF hw\_target; add a hw\_device and program the bitstream into this device; and write the SVF file capturing the programming commands for the device:

```
open_hw
connect_hw_server
create_hw_target my_svf_target
open_hw_target
create_hw_device -part xc7k325t
set_property PROGRAM.FILE {C:/Data/k7_design.bit} [current_hw_device]
program_hw_devices [current_hw_device]
write_hw_svf my_xc7k325t.svf
close hw target
```



- connect\_hw\_server
- create\_hw\_device
- current\_hw\_target
- get\_hw\_targets
- get\_property
- program\_hw\_devices
- report\_hw\_targets
- report\_property
- set\_property
- write\_hw\_svf



# create\_interface

Create a new I/O port interface.

## **Syntax**

create interface [-parent <arg>] [-quiet] [-verbose] <name>

#### Returns

New interface object

## **Usage**

Name	Description
[-parent]	Assign new interface to this parent interface
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name for new I/O port interface

# **Categories**

**PinPlanning** 

# Description

Creates a new interface for grouping scalar or differential I/O ports.

# **Arguments**

-parent <arg> - (Optional) Assign the new interface to the specified parent interface.

**NOTE:** If the specified parent interface does not exist, an error will be returned.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the I/O port interface to create.



# **Examples**

Create a new USB interface:

create interface USB0

Create an Ethernet interface within the specified parent interface:

create\_interface -parent Top\_Int ENET0

- delete\_interface
- create\_port
- make\_diff\_pair\_ports
- place\_ports
- remove\_port
- set\_package\_pin\_val
- split\_diff\_pair\_ports



# create\_ip

Create an instance of a configurable IP and add it to the fileset.

## **Syntax**

```
create_ip [-vlnv <arg>] -module_name <arg> [-dir <arg>] [-force]
[-vendor <arg>] [-library <arg>] [-name <arg>] [-version <arg>]
[-quiet] [-verbose]
```

#### **Returns**

List of file objects that were added

## **Usage**

Name	Description
[-vlnv]	VLNV string for the Catalog IP from which the new IP will be created (colon delimited Vendor, Library, Name, Version)
-module_name	Name for the new IP that will be added to the project
[-dir]	Directory path for remote IP to be created and managed outside the project
[-force]	Overwrite existing IP instance; allowed only with -dir option
[-vendor]	IP Vendor name
[-library]	IP Library name
[-name]	IP Name
[-version]	IP Version
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**IPFlow** 

# **Description**

This command creates an XCI file for a configurable IP core from the IP catalog, and adds it to the source files of the current project. This creates an IP source object which must be instantiated into the HDL design to create an instance of the IP core in the netlist.

For multiple instances of the same core, simply instantiate the core module into the HDL design as many times as needed. However, to use the same IP core with different customizations, use the <code>create\_ip</code> command to create separate IP source objects.



The create\_ip command is used to import IP cores from the current IP catalog. Use the import\_ip command to read existing XCI and XCO files directly, without having to add IP to a catalog.

This command returns a transcript of the IP generation process, concluding with the file path and name of the imported IP core file.

**NOTE:** IP cores are native to Vivado, and can be customized and regenerated within that tool. The convert ip command lets you to convert legacy IP to native IP supported by Vivado.

#### **Arguments**

-vlnv <arg> - (Optional) Specifies the VLNV string for the existing Catalog IP from which the new IP will be created. The VLNV is the *Vendor:Library:Name:Version* string which identifies the IP in the catalog. The VLNV string maps to the IPDEF property on the IP core.

**NOTE:** You must specify either -vlnv or all of -vendor, -library, -name, and -version.

- -module\_name <arg> (Required) Specifies the name for the new IP instance that will be created. The module is created with the <module\_name> /<module\_name> .xci naming convention.
- -force (Optional) Overwrite an existing IP instance of the same <module\_name>, if one exists in the specified directory. All files associated with the existing IP will be overwritten by files associated with the newly created IP. This option can only be used with the -dir option.
- -vendor <arg> (Optional) Specifies the vendor name for the IP's creator.
- -library <arg> (Optional) Specifies the IP library from which the core should be added.
- -name <arg> (Optional) Specifies the name of the IP core in the catalog.
- -version <arg> (Optional) Specifies the version number for the IP core.

**NOTE:** You must specify either -vlnv or all of -vendor, -library, -name, and -version.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The example below imports the IP core specified by the -vlnv string, and gives it the specified module name in the current project:

create ip -vlnv xilinx.com:ip:c addsub:11.0 -module name test addr



The following example, from Vivado, creates an IP block with the specified <code>-vendor</code>, <code>-library</code>, <code>-name</code>, <code>-version</code> values, and assigns it the specified module name. After the IP is created, attributes of the IP are customized using <code>set\_property</code> commands. Then the instantiation template and the synthesis targets are generated for the IP:

```
create_ip -name c_addsub -version 11.0 -vendor xilinx.com -library ip \
    -module_name c_addsub_v11_0_0
set_property CONFIG.COMPONENT_NAME c_addsub_v11_0_0 \
        [get_ips c_addsub_v11_0_0]
set_property CONFIG.A_WIDTH 32 [get_ips c_addsub_v11_0_0]
set_property CONFIG.B_WIDTH 32 [get_ips c_addsub_v11_0_0]
set_property CONFIG.ADD_MODE Add_Subtract [get_ips c_addsub_v11_0_0]
set_property CONFIG.C_IN true [get_ips c_addsub_v11_0_0]
generate_target {instantiation_template synthesis} \
        [get_files C:/Data/c_addsub_v11_0_0/c_addsub_v11_0_0.xci \
        -of objects [get_filesets sources 1]]
```

- generate\_target
- import\_ip
- upgrade\_ip
- validate\_ip



# create\_ip\_run

Creates a run for the given IP.

## **Syntax**

create\_ip\_run [-force] [-quiet] [-verbose] <objects>

#### **Returns**

Nothing

# **Usage**

Name	Description
[-force]	Force regeneration of products of the given IP.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	All of the IP objects (from get_ips or get_files) for which a run needs to be generated for.

# **Categories**

Project, IPFlow



# create\_macro

Create a Macro.

#### **Syntax**

create macro [-quiet] [-verbose] <name>

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Macro to create.

## **Categories**

**XDC** 

# **Description**

Create a macro for the relative placement of cells.

Macros are primarily used to place small groups of associated cells together to improve resource efficiency and enable faster interconnections. The <code>create\_macro</code> command lets you define macros in an open synthesized or implemented design for relative placement by <code>place\_design</code>, like RPMs defined by the RLOC constraint in RTL source files. Refer to the <code>Vivado Design Suite User Guide: Implementation (UG904)</code> for more information on defining relatively placed macros.

After creating the macro, specific cells can be assigned to the macro using the update\_macro command. To change a currently defined macro, you must delete the macro with delete\_macro, recreate the macro, and update the macro with the new contents. You cannot simply overwrite an existing macro.

Use delete\_macro to delete a defined macro. Use get\_macros to return a list of currently defined macros in the design.

This command operates silently and does not return anything.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) Specify the name of the macro to create.

## **Examples**

The following example creates a macro called:

create macro usbMacro1

- delete\_macros
- get\_macros
- place\_design
- update\_macro



# create\_net

Create nets in the current design.

#### **Syntax**

create\_net [-from <arg>] [-to <arg>] [-quiet] [-verbose] <nets>...

#### Returns

Nothing

## **Usage**

Name	Description
[-from]	Starting bus index
[-to]	Ending bus index
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<nets></nets>	Names of nets to create

## **Categories**

Netlist

# **Description**

Create new nets in the current netlist of an open Synthesized or Implemented Design.

**NOTE:** You cannot add nets to library macros, or macro-primitives.

Nets can be created hierarchically from the top-level of the design, or within any level of the hierarchy by specifying the hierarchical net name.

Bus nets can be created with increasing or decreasing bus indexes, using negative and positive index values.

New nets are unconnected in the netlist at the time of creation. You must connect nets as desired using the <code>connect\_net</code> command. Connected nets can be unconnected using the <code>disconnect\_net</code> command, and can be removed from the netlist using the <code>remove\_net</code> command.



Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

## **Arguments**

- -from <arg> (Optional) The starting index of a new bus.
- -to <arg> (Optional) The ending index of a new bus.

**NOTE:** Specifying -from or -to without the other will results in a one-bit bus with index value specified by the -from or -to argument.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<nets> - (Required) The names of nets to create. Net names can be specified from the
top-level, as name only (net1), or can be specified within the design hierarchy by specifying
the hierarchical net name (cell1/cellA/net1).

# **Example**

The following example creates a new 24-bit bus in the current Synthesized or Implemented Design:

create net tempBus -from 23 -to 0

- connect net
- create\_pin
- create\_port
- disconnect\_net
- get\_nets
- remove\_net
- resize\_net\_bus
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



# create\_partition\_def

Create new PartitionDef.

#### **Syntax**

create\_partition\_def -name <arg> -module <arg> [-library <arg>]
[-quiet] [-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
-name	Name of the PartitionDef
-module	Module name of the PartitionDef
[-library]	Library name of the module of PartitionDef
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Object, Partition

# Description



**IMPORTANT:** You must first define the project as a Partial Reconfiguration (PR) project by setting the PR\_FLOW property on the project to TRUE, or by using the **Tools > Enable Partial Reconfiguration** command.

The Partial Reconfiguration flow lets you create Partition Definitions (partitionDefs) from hierarchical cells in a design, and to specify reconfigurable modules (RMs) to be assigned to these partitionDefs to create a unique configurations of the design based on the combination of the core design and one or more RMs. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.

The create\_partition\_def command defines a partitionDef object in a PR project from a specified hierarchical cell. The partitionDef defines a partition hierarchy that RMs can be assigned to for a specific PR configuration.



This command returns the name of the newly created partitionDef, or returns an error if the command fails.

#### **Arguments**

-name <arg> - (Required) The name to assign to the new partitionDef.

-module <arg> - (Required) The name of the hierarchical cell or module in the current project that defines the partitionDef. The hierarchical cell can be specified by name. The module specifies the hierarchical boundary of the partition definition. Reconfigurable modules (RMs) will be defined to fit within the hierarchical boundary of the partitionDef.

-library <arg> - (Optional) Specifies the library name to assign to the partitionDef. If no library is specified, the xil\_defaultlib is used.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Example**

The following example sets the PR\_FLOW property on the current project, defines a new partitionDef and assigns the specified module, and then creates the reconfigurable module from the specified hierarchy:

```
set_property PR_FLOW 1 [current_project]
create_partition_def -name partDef1 -module fftTop \
-library xil_defaultlib
create_reconfig_module -name fftTop -define_from fftTop \
-partition def [get partition defs partDef1]
```

- create\_pr\_configuration
- create\_reconfig\_module
- delete\_partition\_defs
- get\_partition\_defs
- set\_property



# create\_pblock

Create a new Pblock.

#### **Syntax**

create pblock [-quiet] [-verbose] <name>

#### Returns

New pblock object

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the new pblock

# **Categories**

XDC, Floorplan

# **Description**

Defines a Pblock to allow you to add logic instances for floorplanning purposes.

You can add logic elements to the Pblock using the add\_cells\_to\_pblock command, and then place the Pblocks onto the fabric of the FPGA using the resize\_pblocks command. The resize\_pblock command can also be used to manually move and resize Pblocks.

You can nest one Pblock inside another for hierarchical floorplanning using the -parent option as shown in the first example. You can also nest an existing Pblock inside another Pblock using the set\_property command to define the PARENT property as shown in the second example.

# **Arguments**

-parent <arg> - (Optional) The name of the parent Pblock to allow creation of nested
Pblocks. If the parent is not specified, the default parent of Root is assumed, placing the
Pblock at the top of the design. You can use the get\_pblocks command to report currently
defined Pblocks that can be used as parents.

**NOTE:** If the specified parent does not exist an error will be returned.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the Pblock to be created.

# **Examples**

The following example creates a Pblock called Video1 inside another Pblock called Vid\_Array:

```
create pblock -parent Vid Array Video1
```

The following example creates Pblocks called cpu1 and cpu2, and creates a third Pblock called cpuEngine. Then cpu1 and cpu2 are nested inside cpuEngine using the set\_property command:

```
create_pblock cpu1
create_pblock cpu2
create_pblock cpuEngine
set property PARENT cpuEngine [get pblocks {cpu1 cpu2}]
```

- add\_cells\_to\_pblock
- get\_pblocks
- place\_pblocks
- resize\_pblock
- set\_property



# create\_peripheral

Create a peripheral with a VLNV.

# **Syntax**

create\_peripheral [-dir <arg>] [-quiet] [-verbose] <vendor> <library>
<name> <version>

#### **Returns**

Nothing

# **Usage**

Name	Description
[-dir]	Directory path for remote Peripheral to be created and managed outside the project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<vendor></vendor>	Vendor, for example xilinx.com
<li><li>library&gt;</li></li>	Library, for example ip
<name></name>	Name, for example myip
<version></version>	Version, for example 1.4

# **Categories**

Project, IPFlow, CreatePeripheral

# **Description**

Create an AXI peripheral to add to the IP repository with the specified VLNV attribute.

The AXI peripheral that is created is just a framework until interfaces have been added to the peripheral using the add\_peripheral\_interface command, and the peripheral has been generated using the generate peripheral command.



# **Arguments**

-dir <arg> - (Optional) Specify an output directory to store the AXI peripheral data files. By default, the peripheral is created and added into the source directory structure, ../project\_name.srcs/sources\_1/ip, of the current project.

**NOTE:** If the AXI peripheral is stored outside of the current project, the specified directory should be added to the IP\_REPO\_PATH property of the current fileset using the <code>set\_property</code> command to make the peripheral available through the IP catalog:

```
set_property IP_REPO_PATHS {C:/Data/axi_peripheral/ourIP_2.1} [current_fileset]
update ip catalog -rebuild
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<vendor> - Defines the vendor portion of the VLNV attribute that defines the location of the
AXI peripheral in the IP catalog. The VLNV is the <Vendor:Library:Name:Version>
string which identifies the IP in the catalog.

library> - The library portion of the VLNV attribute.

<name> - The name portion of the VLNV attribute.

<version> - The version portion of the VLNV attribute.

# **Example**

The following example creates a new AXI peripheral, with the VLNV attribute as specified:

```
create_peripheral {myCompany.com} {user} {testAXI1} {1.3}
-dir {C:/Data/new periph}
```

This example creates a new AXI peripheral, with the VLNV attribute as specified, and captures the peripheral object in a Tcl variable for later processing, then adds AXI slave interfaces to the peripheral:

```
set perifObj [ create_peripheral {myCompany.com} {user} {testAXI1} \
    {1.3} -dir {C:/Data/new_periph} ]
add_peripheral_interface {SO_AXI} -interface_mode {slave} \
    -axi_type {lite} $perifObj
add_peripheral_interface {S1_AXI} -interface_mode {slave} \
    -axi_type {lite} $perifObj
add_peripheral_interface {S2_AXI} -interface_mode {slave} \
    -axi type {lite} $perifObj
```



- add\_peripheral\_interface
- generate\_peripheral
- write\_peripheral



# create\_pin

Create pins in the current design.

# **Syntax**

```
create_pin [-from <arg>] [-to <arg>] -direction <arg> [-quiet]
[-verbose] <pins>...
```

#### **Returns**

Nothing

# **Usage**

Name	Description
[-from]	Starting bus index
[-to]	Ending bus index
-direction	Pin direction Values: IN, OUT, INOUT
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pins></pins>	Names of pins to create

# **Categories**

Netlist

# Description

Add single pins or bus pins to the current netlist of an open Synthesized or Implemented Design. You may define attributes of the pin such as direction and bus width, as well as the pin name.

Bus pins can be created with increasing or decreasing bus indexes, using negative and positive index values.

The pins must be created on an existing cell instance, or it is considered a top-level pin which should be created using the create\_port command. If the instance name of a cell is not specified as part of the pin name, an error will be returned.

**NOTE:** You cannot add pins to library macros, or macro-primitives.



Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

# **Arguments**

- -from <arg> (Optional) The starting index of a bus pin.
- -to <arg> (Optional) The ending index of a bus pin.
- -direction (Required) The direction of the pin. Valid values are IN, OUT, and INOUT.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pins> - (Required) The name of the pins to create. You must specify the pin names
hierarchically from the cell instance the pin is assigned to. Pins created at the top-level of the
design are ports, and should be created with the create port command.

# **Examples**

The following example creates a new input pin on the cpuEngine module with the specified pin name:

```
create pin -direction IN cpuEngine/inPin
```

The following example sets the hierarchy separator, creates a new black box instance of the reference cell, and creates a twenty-four bit bidirectional bus for that instance:

```
set_hierarchy_separator |
create_cell -reference dmaBlock -black_box usbEngine0|myDMA
create_pin -direction INOUT -from 0 -to 23 usbEngine0|myDMA|dataBus
```



- create\_cell
- create\_net
- create\_port
- connect\_net
- disconnect\_net
- remove\_cell
- remove\_pin
- resize\_pin\_bus
- set\_hierarchy\_separator
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



# create\_port

Create scalar or bus port.

# **Syntax**

```
create_port -direction <arg> [-from <arg>] [-to <arg>] [-diff_pair]
[-interface <arg>] [-quiet] [-verbose] <name> [<negative name>]
```

#### **Returns**

List of port objects that were created

# **Usage**

Name	Description
-direction	Direction of port. Valid arguments are IN, OUT and INOUT
[-from]	Beginning index of new bus
[-to]	Ending index of new bus
[-diff_pair]	Create differential pair of ports
[-interface]	Assign new port to this interface
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the port
[ <negative_name>]</negative_name>	Optional negative name of a diff-pair

# **Categories**

**PinPlanning** 

# **Description**

Creates a port and specifies such parameters as direction, width, single-ended or differential, and optionally assigns it to an existing interface. New ports are added at the top-level of the design hierarchy.

Bus ports can be created with increasing or decreasing bus indexes, using negative and positive index values.

The create\_port command can be used to create a new port in an I/O Planning project, or while editing the netlist of an open Synthesized or Implemented design.



Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

# **Arguments**

- -direction (Required) The direction of the port. Valid arguments are IN, OUT, and INOUT.
- -from <arg> (Optional) The beginning index of a new bus. A bus can start from a negative index value.
- -to <arg> (Optional) The ending index of a new bus. A bus can end on a negative index value.
- -diff\_pair (Optional) Create the specified port as a differential pair of ports. In this case both a positive and negative side port will be created. If only <name > is specified, the positive side port will be assigned the specified <name >, and the negative side port will be assigned <name\_N >. If both <name > and <negative\_name > are specified, the positive side port will be assigned <name >, and the negative side port will be assigned <negative name >.
- -interface <arg> (Optional) Assign the port to the specified interface.
- **NOTE:** The interface must first be defined with the create interface command.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.
- **NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.
- -verbose (Optional) Temporarily override any message limits and return all messages from this command.
- **NOTE:** Message limits can be defined with the set msg config command.
- <name> (Required) The name of the port to create. If -diff\_pair is specified, <name> is
  assigned to the positive side port, and the negative side port is <name N>.
- <negative\_name> (Optional) Use this option to specify the name of the negative side port
  when -diff\_pair is specified. In this case, <name> will be assigned to the positive side port,
  and <negative name> will be assigned to the negative side port.

# **Examples**

The following example creates a new input port, named PORTO:

create\_port -direction IN PORT0



The following example creates a new interface called Group1, and then creates a four-bit, differential pair output bus utilizing the specified interface. Since the bus ports are defined as differential pairs, and only <name> is specified, the negative side ports are automatically named D\_BUS\_N:

```
create_interface Group1
create port -direction OUT -from 0 -to 3 -diff pair -interface Group1 D BUS
```

**NOTE:** This command results in the creation of eight ports: D\_BUS[0] D\_BUS\_N[0] D\_BUS[1] D\_BUS\_N[1] D\_BUS\_N[2] D\_BUS\_N[2] D\_BUS\_N[3]

With only <name> specified, the following example creates differential pair output ports named data and data N.

```
create port -direction OUT -diff pair data
```

With both <name> and <negative\_name> specified, the following example creates differential pair output ports named data P and data N.

create port -direction OUT -diff pair data  ${\tt P}$  data  ${\tt N}$ 

- create\_interface
- make\_diff\_pair\_ports
- place\_ports
- remove\_port
- resize\_port\_bus
- split\_diff\_pair\_ports



# create\_pr\_configuration

Create new Configuration.

#### **Syntax**

create\_pr\_configuration -name <arg> [-partitions <args>] [-greyboxes
<args>] [-use netlist] [-quiet] [-verbose]

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
-name	Name of the Configuration
[-partitions]	List of partition instances and reconfig modules pairs
[-greyboxes]	List of instances to which buffers need to be inserted for all ports
[-use_netlist]	Use netlist for getting instances of partition_defs to creating configurations
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Object, Partition

# Description



**IMPORTANT:** You must first define the project as a Partial Reconfiguration (PR) project by setting the PR\_FLOW property on the project to TRUE, or by using the **Tools > Enable Partial Reconfiguration** command.

The Partial Reconfiguration flow lets you create Partition Definitions (partitionDefs) from hierarchical cells in a design, and to specify reconfigurable modules (RMs) to be assigned to these partitionDefs to create unique configurations of the design based on the combination of the core design and one or more RMs. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.



The create\_pr\_configuration command defines the combination of the static logic and the RM to create a unique configuration of the design. The PR configuration is the design that is implemented and the bitstream is generated for.

You will also need to create implementation runs for the PR configuration using the create\_run -pr\_config command.

This command returns the name of the newly created PR configuration, or returns an error if the command fails.

# **Arguments**

-name <arg> - (Required) The name to give to the new PR configuration.

-partitions <arg> - (Optional) Specify the partition instance and reconfigurable module to apply to that instance in the PR configuration. The argument must be specified as <partitionInstance>:<RM>, and should be specified as a list when multiple name/value pairs are defined. This format lets you assign different RMs to multiple instances of a single partitionDef in the design.

-greyboxes <arg> - (Optional) Indicates that the specified partition instances will be defined as greyboxes, which are populated with LUT1s and signal buffers. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Example**

The following example defines a new PR configuration and assigns the partitions:

```
create pr configuration -name prConfig1 -partitions fftEngine:fftTop
```

The following example defines three PR configurations, with two partitionDefs and different RMs assigned to each partition, as well an empty configuration with greyboxes:

```
create_pr_configuration -name cfg1 -partitions \
[list fftEngine:fftTop mgtEngine:mgtTop]
create_pr_configuration -name cfg2 -partitions \
[list fftEngine:fftTop mgtEngine:mgtBottom]
create_pr_configuration -name cfg3 -partitions { } \
-greyboxes [list fftEngine mgtEngine]
```



- create\_partition\_def
- create\_reconfig\_module
- current\_pr\_configuration
- delete\_pr\_configurations
- get\_pr\_configurations
- setup\_pr\_configurations



# create\_project

Create a new project.

# **Syntax**

create\_project [-part <arg>] [-force] [-in\_memory] [-ip] [-quiet]
[-verbose] [<name>] [<dir>]

#### **Returns**

New project object

# **Usage**

Name	Description
[-part]	Target part
[-force]	Overwrite existing project directory
[-in_memory]	Create an in-memory project
[-ip]	Default GUI behavior is for a managed IP project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <name>]</name>	Project name
[ <dir>]</dir>	Directory where the project file is saved Default: .

# **Categories**

**Project** 

# Description

Creates a Vivado Design Suite project file (.xpr), or a project file for the Vivado Lab Edition (.lpr), in the specified directory.

**For the Vivado Lab Edition:** The create\_project command has a different command syntax, with fewer options, in the Vivado Lab Edition. The options that are not supported in Vivado Lab Edition are:

- -part The Vivado Lab Edition project (.lpr) does not specify a target part because the current\_hw\_target and current\_hw\_device determine the target part.
- -ip The Vivado Lab Edition does not define projects for the Managed IP flow.



For the Vivado Design Suite: The default project created for the Vivado Design Suite is an RTL project, which defines the project as holding and manage RTL source files in the source fileset. The type of project is determined by the DESIGN\_MODE Property on the source fileset when the project is created. To change the project type, use the set\_property command to set the DESIGN\_MODE property on the current fileset as follows:

- RTL Project set property DESIGN MODE RTL [current fileset]
- Netlist Project set property DESIGN MODE GateLvl [current fileset]
- I/O Planning Project set\_property DESIGN\_MODE PinPlanning [current\_fileset]

Refer to the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)* for more information on the different types of projects.

This command returns a transcript of its process and the name of the created project, or returns an error if it fails.

#### **Arguments**

-part <arg> - (Optional) Specifies the Xilinx part to be used for the project. This can be changed after the project is created. If the -part option is not specified, the default part will be used. This option is not supported in Vivado Lab Edition.

-force - (Optional) This option is required to overwrite an existing project. If the project name is already define in the specified <dir> then you must also specify the -force option for the tool to overwrite the existing project.

**NOTE:** If the existing project is currently open in the tool, the new project will overwrite the existing project on the disk, but both projects will be opened in the tool. In this case you should probably run the close project command prior to running create project.

-in memory - (Optional) Specifies that the project should be created in the in-memory database of the Vivado Design Suite to support the Non-Project design flow. This project will not result in a project file or directory structure being written to disk. The purpose of the in-memory project is to allow properties usually associated with a project-based design to be associated with the in-memory design of the non-project design flow.



**TIP:** The use of <code>-in\_memory</code> is not part of the standard non-project design flow, and may cause unexpected behaviors in the Vivado tools. For more information on Non-Project Mode refer to the Vivado Design Suite User Guide: Design Flows Overview (UG892).

-ip - (Optional) Create a project for the Managed IP flow for exploring IP in the IP catalog, customizing IP, and managing a repository of configured IP. Refer to the *Vivado Design Suite User Guide: Designing with IP (UG896)* for more information on the Managed IP flow. This option is not supported in Vivado Lab Edition.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<name> - (Optional) This argument does not require a parameter name, however, it must
appear before the specified <dir>. Since these commands do not have parameters, the tool
interprets the first argument as <name> and uses the second argument as <dir>. A project
file is created <name> .xpr, (or <name> .lpr) and a project data folder is also created
<name> .data and both are written into the specified directory <dir>.

**NOTE:** The project file created by the tool is an RTL source file by default. You must use the set\_property command to set the DESIGN\_MODE property to change the project from an RTL source project to a Netlist or an I/O Pin Planning project.

<dir> - (Optional) This argument specifies the directory name to write the new project file
into. If the specified directory does not exist a new directory will be created. If the directory is
specified with the complete path, the tool uses the specified path name. However, if <dir>
is specified without a path, the tool looks for or creates the directory in the current working
directory, or the directory from which the tool was launched.

**NOTE:** When creating a project in GUI-mode, the tool appends the filename <name> to the directory name <dir> and creates a project directory with the name <dir> /<name> and places the new project file and project data folder into that project directory.

# **Examples**

When run from the Vivado Design Suite, the following example creates a project called project1.xpr in a directory called myDesigns:

```
create project project1 myDesigns
```

**NOTE:** Because the <dir> is specified as the folder name only, the tool will create the project in the current working directory, or the directory from which the tool was launched.

When run from the Vivado Lab Edition, this example creates a project called project1.lpr in a directory called myDesigns:

```
create project project1 myDesigns
```

The following example creates a project called Proj1 in a directory called FPGA in C:/Designs. In addition, the tool will overwrite an existing project if one is found to exist in the specified location. In the second and third lines, the location of -force is changed to show the flexibility of argument placement.

```
create_project Proj1 C:/Designs/FPGA -force
-or-
create_project Proj1 -force C:/Designs/FPGA
-or-
create project -force Proj1 C:/Designs/FPGA
```

**NOTE:** In all cases the first argument without a preceding keyword is interpreted as the <name> variable, and the second argument without a preceding keyword is the <dir> variable.

The following example creates a project for the Manage IP flow in the specified directory:

```
create project -ip manageIP C:/Data
```



The following example creates a new project called pin\_project, and then sets the design\_mode property as required for an I/O Pin Planning project, and finally opens an IO design:

create\_project pin\_project C:/Designs/PinPlanning
set\_property design\_mode PinPlanning [current\_fileset]
open io design -name io 1

- close\_project
- current\_hw\_device
- current\_hw\_target
- current\_project
- open\_io\_design
- open\_project
- save\_project\_as
- set\_property



# create\_property

Create property for class of objects(s).

# **Syntax**

create\_property [-description <arg>] [-type <arg>] [-enum\_values
<args>] [-default\_value <arg>] [-file\_types <args>] [-display\_text
<arg>] [-quiet] [-verbose] <name> <class>

#### **Returns**

The property that was created if success, "" if failure

### **Usage**

Name	Description
[-description]	Description of property
[-type]	Type of property to create; valid values are: string, int, long, double, bool, enum, file Default: string
[-enum_values]	Enumeration values
[-default_value]	Default value of type string
[-file_types]	File type extensions (without the dot)
[-display_text]	Text to display when selecting the file in file browser
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of property to create
<class></class>	Object type to create property for; valid values are: design, net, cell, pin, port, pblock, interface, fileset

# **Categories**

PropertyAndParameter, XDC

# **Description**

Creates a new property of the <type> specified with the user-defined <name> for the specified <class> of objects. The property that is created can be assigned to an object of the specified class with the set\_property command, but is not automatically associated with all objects of that class.

The report\_property -all command will not report the newly created property for an object of the specified class until the property has been assigned to that object.



# **Arguments**

-description <arg> - (Optional) Provide a description of the property being created.
The description will be returned by the Vivado Design Suite help system when the property
is queried.

-type <arg> - (Optional) The type of property to create. There allowed property types include:

- string Allows the new property to be defined with string values. This is the default value when -type is not specified.
- int Allows the new property to be defined with short four-byte signed integer values with a range of -2,147,483,648 to 2,147,483,647. If a floating point value is specified for an int property type, the Vivado tool will return an error.
- long Specifies signed 64-bit integers with value range of -9,223,372,036,854,775,808 to 9,223,372,036,854,775,807. If a floating point value is specified for an long property type, the tool will return an error.
- double Allows the new property value to be defined with a floating point number.
- bool Allows the new property to be defined as a boolean with a true (1, or yes) or false (0, or no) value.
- enum An enumerated data type, with the valid enumerated values specified by the -enum values option.
- string\_list A Tcl list of string values.
- int list A Tcl list of integer values.
- double list A Tcl list of floating point values.

-enum\_values <args> - (Optional) A list of enumerated values that the property can have. The list must be enclosed in braces, {}, with values separated by spaces. This option can only be used with -type enum.

-default\_value <args> - (Optional) The default value to assign to the property. This
option can be used for string, int, bool, and enum type properties.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the property to be defined. The name is case sensitive.

<class> - (Required) The class of object to assign the new property to. All objects of the specified class will be assigned the newly defined property. Valid classes are: design, net, cell, pin, port, Pblock, interface, and fileset.



# **Examples**

The following example defines a property called PURPOSE for cell objects:

create property PURPOSE cell

**NOTE:** Because the -type was not specified, the value will default to strings.

The following example creates a pin property called COUNT which holds an Integer value:

create property -type int COUNT pin

- get\_property
- list\_property
- list\_property\_value
- report\_property
- reset\_property
- set\_property



# create\_reconfig\_module

Create new reconfig Module.

#### **Syntax**

```
create_reconfig_module -name <arg> [-top <arg>] [-gate_level]
-partition_def <arg> [-define_from <arg>] [-define_from_file <arg>]
[-quiet] [-verbose]
```

#### **Returns**

Nothing

# **Usage**

Name	Description
-name	Name of the Reconfig Module
[-top]	module name of the top module
[-gate_level]	Create Reconfig Module whcih alllows adding DCP/EDIF files only
-partition_def	PartitionDef in which reconfig module will be created
[-define_from]	Name of the module in the source fileset to be the top of the blockset
[-define_from_file]	full path of the top source file in the source fileset for which reconfigurable module to be created.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Object, Partition

# Description



**IMPORTANT:** You must first define the project as a Partial Reconfiguration (PR) project by setting the PR\_FLOW property on the project to TRUE, or by using the **Tools > Enable Partial Reconfiguration** command.

The create\_reconfig\_module command defines an reconfigurable module (RM) from a specified hierarchical cell, or design file, and assigns it to the specified Partition Definition (partitionDef) in the current project.



The Partial Reconfiguration flow allows RMs to be swapped into and out of a partitionDef to create a unique configuration of the design based on the combination of the core design and an RM. A single partitionDef can have multiple RMs to contain different netlists, constraints, or implementations. Each instance of the partitionDef in the design can be assigned a different RM to support many different configurations. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.

This command returns the hierarchical name of the newly created RM, or returns an error if the command failed.

# **Arguments**

- -name <arg> (Required) Specify a name for the reconfigurable module (RM) being created.
- -top <arg> (Optional) Specify the top-level cell that defines the hierarchy of the RM. The cell can be specified by name.
- -gate\_level (Optional) Indicates that the RM is defined by a netlist file (EDIF or DCP) rather than by RTL source files.
- -partition\_def <arg> (Required) Specify the partitionDef object that the RM is assigned to. The partitionDef can be specified by name, or as an object as returned by the get partition defs command.
- -define\_from <arg> (Optional) Specify the hierarchical cell in the current project that the RM is defined from. The source files of the specified cell will define the source file contents of the RM. The cell can be specified by name.
- -define\_from\_file <arg> (Optional) Specify the netlist or DCP file that defines the source for gate-level RM. If the path is not specified as part of the filename, the file will be looked for in the current working directory, or the directory that the Vivado tool was launched from.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The example below creates a reconfigurable module with the specified name:

```
create_reconfig_module -name fftBottom -partition_def \
[get partition defs partDef1 ] -top fftTop
```



- create\_partition\_def
- create\_pr\_configuration
- delete\_reconfig\_modules
- get\_partition\_defs
- get\_reconfig\_modules
- set\_property



# create\_run

Define a synthesis or implementation run for the current project.

# **Syntax**

create\_run [-constrset <arg>] [-parent\_run <arg>] [-part <arg>] -flow
<arg> [-strategy <arg>] [-pr\_config <arg>] [-quiet] [-verbose] <name>

#### **Returns**

Run object

# **Usage**

Name	Description
[-constrset]	Constraint fileset to use
[-parent_run]	Synthesis run to link to new implementation run
[-part]	Target part
-flow	Flow name
[-strategy]	Strategy to apply to the run
[-pr_config]	partition configuration to apply to the run
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name for new run

# **Categories**

**Project** 

# **Description**

Defines a synthesis or implementation run. The attributes of the run can be configured with the use of the <code>set\_property</code> command.

# **Arguments**

-constrset <arg> - (Optional) The constraint set to use for the synthesis or implementation
run.



-parent\_run <arg> - The run that defines the netlist for the current run. For netlist-based projects the parent\_run argument is not required. For an RTL sources project, the parent\_run must be specified for implementation runs, but is not required for synthesis runs. For the Partial Reconfiguration flow the parent\_run can describe the synthesis run, an implementation run, or the PR configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.

-part <partName> - (Optional) The Xilinx part to be used for the run. If the -part option is not specified, the default part defined for the project will be assigned as the part to use.

-flow <arg> - (Required) The tool flow and release version for the synthesis tool {Vivado Synthesis 2012} or the implementation tool {Vivado Implementation 2012}.

-strategy <arg> - (Optional) The strategy to employ for the synthesis or implementation run. There are many different strategies to choose from within the tool, including custom strategies you can define. Refer to the appropriate user guide for a discussion of the available synthesis and implementation strategies. If the strategy argument is not specified, "Synthesis Defaults" or "Implementation Defaults" will be used as appropriate.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the synthesis or implementation run to be created.

# **Examples**

The following example creates a run named synth\_1 referencing the Vivado synthesis tool flow:

```
create run -flow {Vivado Synthesis 2013} synth 1
```

**NOTE:** The defaults of sources\_1, constrs\_1, and the default part for the project will be used in the synthesis run. In addition, since this is a synthesis run, the <code>-parent\_run</code> argument is not required.

The following example creates an implementation run based on the Vivado Implementation 2013 tool flow, and attaches it to the synth\_1 synthesis run previously created:

```
create run impl 2 -parent run synth 1 -flow {Vivado Implementation 2013}
```

**NOTE:** The -parent\_run argument is required in this example because it is an implementation of synthesized RTL sources.

- current\_run
- launch\_runs
- set\_property



# create\_slack\_histogram

Create histogram.

# **Syntax**

create\_slack\_histogram [-to <args>] [-delay\_type <arg>] [-num\_bins
<arg>] [-slack\_less\_than <arg>] [-slack\_greater\_than <arg>] [-group
<args>] [-report\_unconstrained] [-significant\_digits <arg>] [-scale
<arg>] [-name <arg>] [-quiet] [-verbose]

#### Returns

Nothing

# **Usage**

Name	Description
[-to]	To clock
[-delay_type]	Type of path delay: Values: max, min, min_max Default: max
[-num_bins]	Maximum number of bins: Valid Range (1-100) Default: 10
[-slack_less_than]	Display paths with slack less than this Default: 1e+30
[-slack_greater_than]	Display paths with slack greater than this Default: -1e+30
[-group]	Limit report to paths in this group(s)
[-report_unconstrained]	Report unconstrained end points
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 3
[-scale]	Type of scale on which to draw the histogram; Values: linear, logarithmic Default: linear
[-name]	Output the results to GUI panel with this name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing

# **Description**

Create a slack histogram grouping paths into slack ranges, and displaying the results graphically.

This command provides a graphical slack histogram that requires the tool to be running in GUI mode the -name argument to be used.



# **Arguments**

- -to <args> (Optional) Specify a clock name, to analyze paths that end in the specified clock domain.
- -delay\_type <arg> (Optional) Specifies the type of path delay to analyze when creating the slack report. The valid values are min, max, and min\_max. The default setting for -delay type is max.
- -num\_bins <args> (Optional) Specify the number of slack bins to divide the results into. The number of bins determines the granularity of the histogram returned. The range of slack values calculated is divided evenly into the specified number of bins, and the paths are grouped into the bins according to their slack values. The value can be specified as a number between 1 and 100, with a default value of 10.
- -slack\_less\_than <arg> (Optional) Report slack on paths with a calculated slack value
  less than the specified value. Used with -slack\_greater\_than to provide a range of slack
  values of specific interest.
- -slack\_greater\_than <arg> (Optional) Report slack on paths with a calculated slack value greater than the specified value. Used with -slack\_less\_than to provide a range of slack values of specific interest.
- -group <args> (Optional) Report slack for paths in the specified path groups. Currently defined path groups can be determined with the get path groups command.
- -report\_unconstrained (Optional) Report delay slack on unconstrained paths. By default, unconstrained paths are not analyzed.
- -significant\_digits <arg> (Optional) The number of significant digits in the output results. The valid range is 0 to 3. The default setting is 3 significant digits.
- -scale [ linear | logarithmic ] (Optional) Specify the Y-axis scale to use when presenting the slack histogram. Logarithmic allows for a smoother presentation of greatly different values, but linear is the default.
- -name <arg> (Optional) Specifies the name of the results set for the GUI. If the name specified is currently opened, the create slack histogram will overwrite the current results.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example creates a slack histogram of the current design, using the default values, and outputting the results to the named result set in the GUI:

create slack histogram -name slack1



- delete\_timing\_results
- get\_path\_groups
- report\_timing



# create\_sysgen

Create DSP source for Xilinx System Generator and add to the source fileset.

# **Syntax**

create sysgen [-quiet] [-verbose] <name>

#### Returns

Name for the new sub module

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Sub module name

# **Categories**

SysGen

# **Description**

Create a DSP sub-module for use in the current project, and add it to the source files.

This command will launch System Generator for DSP to let you design the hardware portion of your system design. System Generator is a DSP design tool from Xilinx that allows the RTL source files, Simulink® and MATLAB® software models, and C/C++ components of a DSP system to come together in a single simulation and implementation environment.

For more information on using specific features of the tool refer to *System Generator for DSP Getting Started Guide* (UG639).

You can also add existing DSP model files (.mdl) from System Generator into the current project using the add files command.

The command returns the name of the DSP module created and added to the project.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) The name of the DSP module to create and add to the current project.

# **Examples**

The following example launches System Generator and allows you to define and configure the specified DSP module:

create sysgen DSP mod1

- add\_files
- generate\_target
- list\_targets
- make\_wrapper



# create\_wave\_config

Creates a new wave config.

# **Syntax**

create wave config [-quiet] [-verbose] [<name>]

#### Returns

The new wave config

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <name>]</name>	Creates a new wave configuration of the specified name, or a default name if no name given. A new wave window showing that WCFG is also created and made the current wave window

# **Categories**

Waveform

# **Description**

Create a new wave configuration object in the current simulation, and open the waveform configuration in the Vivado IDE. This will make the new wave configuration object the current wave configuration.

In the Vivado® simulator GUI, you can work with a waveform to analyze your design and debug your code. The Wave Config file contains the list of wave objects (signals, dividers, groups, virtual buses) to display, and their display properties, plus markers. A wave configuration displays with top-level HDL objects, and can be further populated using commands like add\_wave and add\_wave\_divider. Any changes made to a wave configuration can be saved to a Wave Config file with the save\_wave\_config command.

This command returns the name of the waveform configuration created, or an error if it fails.



# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Optional) The name to give to the wave configuration object. If no <name> is
specified, an untitled waveform configuration will be created, called "Untitled #", where #
represents a numerical sequence beginning at 1.

# **Examples**

The following example creates a new wave configuration object with the specified name:

create\_wave\_config testbench1

- close\_wave\_config
- current\_wave\_config
- get\_wave\_configs
- open\_wave\_database
- open\_wave\_config
- save\_wave\_config



# create\_xps

Create embedded source for XPS and add to the source fileset (Not supported anymore. Please use Vivado IP integrator.).

# **Syntax**

create xps [-quiet] [-verbose] <name>

#### **Returns**

Source file name that was created

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Source name

# **Categories**

**Project** 

# **Description**

Create an Embedded Processor source for use in the current project, and add it to the source files.

This command will launch the Xilinx Platform Studio (XPS) to let you design the hardware portion of the embedded processor system. In XPS you can define and configure the microprocessor, peripherals, and the interconnection of these components. After you exit XPS, the created files for the Embedded Processor sub-design will be written to the local project directory (ct name>.srcs/sources\_1/edk/<name> ), and added to the source files.

For more information on using specific features of XPS refer to *EDK Concepts, Tools, and Techniques* (UG683).

You can also add existing Xilinx Microprocessor Project (.xmp) files from XPS in the current project using the add files command.

The command returns the name of the Embedded Processor sub-design created.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the Embedded Processor sub-design to create and add to the current project.

## **Examples**

The following example launches XPS to define and configure the specified Embedded Processor sub-design:

create\_xps xpsTest1

- add files
- generate\_target
- list\_targets
- make\_wrapper



# current\_bd\_design

Set or get current design.

### **Syntax**

current bd design [-quiet] [-verbose] [<design>]

### Returns

The current design object, "" if failed

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <design>]</design>	Name of current design to be set

## **Categories**

**IPIntegrator** 

# **Description**

Defines the current IP subsystem design for use with the IP Integrator feature of the Vivado Design Suite, or returns the name of the current design in the active project.

The current IP subsystem design and current IP subsystem instance are the target of most of the IP integrator Tcl commands and design changes made in the tool. The current IP subsystem instance can be defined using the current\_bd\_instance command.

You can use the <code>get\_bd\_designs</code> command to get a list of open IP subsystem designs in the active project.

A complete list of IP integrator Tcl commands can be returned using the following command from the Vivado Design Suite Tcl shell:

```
load_features IPIntegrator
help -category IPintegrator
```

**NOTE:** The <code>load\_features</code> command is only needed if the IP Integrator feature is not currently loaded in the Vivado Design Suite.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<design> - (Optional) The name of an IP subsystem design to set as the current design in the
IP Integrator. If a <design> is not specified, the command returns the current IP subsystem
design of the active project.

## **Examples**

The following example sets the IP subsystem design as the current design:

current bd design design 1

- current bd instance
- get\_bd\_designs
- open\_bd\_design



# current\_bd\_instance

Set or get current cell instance.

### **Syntax**

current bd instance [-quiet] [-verbose] [<instance>]

### Returns

The current cell instance object, "" if failed

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <instance>]</instance>	Name of current cell instance to be set

## **Categories**

**IPIntegrator** 

# **Description**

Set or get the current hierarchical cell instance in the current IP Integrator subsystem design, as defined by current\_bd\_design. The current instance is referenced from the top-level of the subsystem design hierarchy, or "/".

This command returns the current IP Integrator cell instance object, or returns nothing if the command failed.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<instance> - (Optional) The name of the IP Integrator hierarchical cell to be set as the
current instance of the subsystem design.

- The <instance> is specified relative to the presently defined current instance, using the defined hierarchy separator.
- Use '..' to move up one level of the hierarchy relative to the current instance.
- If the <instance> argument is omitted, the current instance is reset to the top module in the subsystem design hierarchy.
- If the <instance> is specified as '.' then the name of the current instance is returned, and the instance is not changed.

## **Examples**

The following example sets the current instance in the subsystem design to the specified module:

```
current bd instance module2
```

The following example returns the current instance:

```
current bd instance .
```

This example resets the current instance of the subsystem design to the top level of the hierarchy:

current instance /

### See Also

current\_bd\_design



# current\_board

Get the current board object.

### **Syntax**

current board [-quiet] [-verbose]

### Returns

Current board object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Object, Board

# Description

Returns the board in use in the current project.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)*.

The board can be specified:

- When the project is created by selecting Boards from the Default Part dialog box.
- By setting the BOARD\_PART property on the current project as shown in the example.
- By selecting the Project Device in the Project Settings dialog box in an open project in the Vivado IDE.

Refer to the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)* for information on creating projects, and on configuring project settings.



**IMPORTANT:** When you specify the board with the set\_property command, the target part is also changed to match the part required by the specified BOARD property.



The current\_board command returns the <code>Vendor:Board\_Name:File\_Version</code> attributes of the current board, as defined in the BOARD\_PART property. The command returns nothing when the project targets a Xilinx FPGA device instead of a TRD and board, or when the BOARD\_PART property has not been defined. The command returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Example**

The following example sets the BOARD property for the current project, then reports the board in use by the project:

```
set_property BOARD_PART xilinx.com:kc705:1.0 [current_project]
current_board
   xilinx.com:kintex7:kc705:1.0
```

This example shows the results of setting the BOARD\_PART property, causing the target part to be changed as a result. The target part, as defined in the PART property, is changed automatically, and a warning is returned:

```
set_property BOARD_PART xilinx.com:ac701:1.0 [current_project]
   WARNING: [Project 1-153] The current project part 'xc7k325tffg900-2' does
   not match with the 'XILINX.COM:AC701:1.0' board part settings. The project
   part will be reset to 'XILINX.COM:AC701:1.0' board part.
```

**NOTE:** You can use the report\_property command to check the BOARD\_PART and PART property on the current project to see the changes.

- current\_board\_part
- current\_project
- get\_board\_components
- get\_board\_parts
- get\_boards
- report\_property
- set\_property



# current\_board\_part

Get the current board\_part object.

### **Syntax**

current board part [-quiet] [-verbose]

### Returns

Current board\_part object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Object, Project, Board

# Description

Return the Xilinx device used in the current project or design.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

The board part provides a representation of the Xilinx device in the context of the board-level system, and is represented by the part0 component in the Board Interface file.

The board can be specified:

- When the project is created by selecting Boards from the Default Part dialog box.
- By setting the BOARD\_PART property on the current project as shown in the example.
- By selecting the Project Device in the Project Settings dialog box in an open project in the Vivado IDE.



Refer to the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)* for information on creating projects, and on configuring project settings.



**IMPORTANT:** When you specify the board with the <code>set\_property</code> command, the target part is also changed to match the part required by the specified BOARD\_PART property.

The current\_board\_part command returns the NAME property of the current board part. The command returns a warning when the project targets a Xilinx FPGA device instead of a board, or when the BOARD\_PART property has not been defined. The command returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Example**

The following example sets the BOARD\_PART property for the current project, then reports the board part in use by the project:

```
set_property BOARD_PART xilinx.com:kc705:part0:1.0 [current_project]
current_board_part
   xilinx.com:kc705:part0:1.0
```

This example shows the results of setting the BOARD\_PART property, causing the target part to be changed as well. The target part is changed automatically, and a warning is returned:

```
set_property BOARD_PART xilinx.com:ac701:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project part 'xc7k325tffg900-2'
   does not    match with the 'XILINX.COM:AC701:PART0:1.0' board part
   settings. The project part will be reset to 'XILINX.COM:AC701:PART0:1.0'
   board part.
INFO: [Project 1-152] Project part set to artix7 (xc7a200tfbg676-2)
```

**NOTE:** You can use the report\_property command to check the BOARD\_PART and PART property on the current\_project to see the changes.

The following example shows how to get DEVICE, PACKAGE, SPEED and FAMILY properties for the part defined by the PART\_NAME property of the current board part:



- current\_board\_part
- current\_project
- get\_board\_components
- get\_boards
- get\_board\_part\_interfaces
- get\_board\_part\_pins
- get\_board\_parts
- report\_property
- set\_property



# current\_design

Set or get the current design.

### **Syntax**

current design [-quiet] [-verbose] [<design>]

### Returns

Design object

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <design>]</design>	Name of current design to be set

## **Categories**

SDC, XDC

# **Description**

Defines the current design or returns the name of the current design in the active project.

The current design and current instance are the target of most Tcl commands, design edits and constraint changes made in the tool. The current instance can be defined using the current\_instance command.

You can use the <code>get\_designs</code> command to get a list of open designs in the active project, and use the <code>get\_projects</code> command to get a list of open projects.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<design> - (Optional) The name of design to set as the current design. If a <design> is not
specified, the command returns the current design of the active project.

# **Examples**

The following example sets the design rtl\_1 as the current design:

current\_design rtl\_1

- current\_instance
- get\_designs
- get\_projects



# current\_fileset

Get the current fileset (any type) or set the current fileset (applicable to simulation filesets only).

## **Syntax**

```
current_fileset [-constrset] [-simset] [-quiet] [-verbose]
[<fileset>...]
```

### Returns

Current fileset (the current srcset by default)

## **Usage**

Name	Description
[-constrset]	Get the current constraints fileset
[-simset]	Get the current active simulation fileset
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <fileset>]</fileset>	Specify the simulation fileset to set as current (active); optional

# **Categories**

**Project** 

# Description

Get the active source, constraint, or simulation fileset within the current project.

When used without any options, current\_fileset sets and returns the sources\_1 set as the active fileset.

This command can also be used to set the current simulation fileset.

**NOTE:** Use set\_property CONSTRSET to define the active constraint set on a synthesis or implementation run.

## **Arguments**

-constrset - (Optional) Return the currently active constraint set.

-simset - (Optional) Return or set the currently active simulation fileset.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<fileset> - (Optional) The name of the simulation fileset to make active. This argument sets the active simulation fileset in projects with multiple filesets. When <fileset> is not specified, the sources\_1 fileset is returned as the active fileset.

## **Examples**

The following example returns the name of the currently active constraint fileset:

```
current fileset -constrset
```

The following example sets sim 2 as the active simulation set:

current fileset -simset sim 2

- · create fileset
- delete\_fileset
- get\_filesets



# current\_hw\_cfgmem

Get or set the current hardware cfgmem.

### **Syntax**

current hw cfgmem [-hw device <args>] [-quiet] [-verbose] [<hw cfgmem>]

### Returns

Hardware cfgmem

## **Usage**

Name	Description
[-hw_device]	list of hardware devices
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_cfgmem>]</hw_cfgmem>	list of hardware cfgmems Default: current hardware cfgmem

## **Categories**

Hardware

# **Description**

Set or return the current hardware cfgmem object.

The process whereby the design specific data is loaded or programmed into the Xilinx® FPGA is called configuration. The <code>create\_hw\_cfgmem</code> command defines a flash memory device used for configuring and booting the FPGA device.

When a new hw\_cfgmem object is created, it becomes the current hw\_cfgmem object. You can use the current\_hw\_cfgmem to return the current hw\_cfgmem object, or you can specify a hw\_cfgmem object, as returned by get\_hw\_cfgmems, to change the current object.

After the hw\_cfgmem object is created, and associated with the hw\_device, the configuration memory can be programmed with the bitstream and other data from a memory configuration file created with the write\_cfgmem command.

The hw\_cfgmem object is programmed using the program hw cfgmem command.

This command returns the current hardware cfgmem as an object, or returns an error if it fails.



## **Arguments**

 $\label{lem:condition} $$-hw_device < arg> - (Required) Specify the hw_device object to set the current_hw_cfgmem on. The hw_device must be specified as an object as returned by the current_hw_device or get_hw_devices commands.$ 

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_cfgmem"> - (Optional) Specify the hw\_cfgmem object to use as the current configuration memory for programming and debug. The hw\_cfgmem must be specified as an object as returned by the get hw cfgmems command.

## Example

The following example returns the current hardware cfgmem object:

current hw cfgmem

- create\_hw\_cfgmem
- current\_hw\_device
- get\_hw\_cfgmems
- get\_hw\_devices
- program\_hw\_cfgmem
- write\_cfgmem



# current\_hw\_device

Get or set the current hardware device.

### **Syntax**

current\_hw\_device [-quiet] [-verbose] [<hw\_device>]

### Returns

Hardware device

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_device>]</hw_device>	hardware device to set as current; optional

# **Categories**

Hardware

# **Description**

Set or return the current Xilinx FPGA device targeted by the Hardware Manager in the Vivado Design Suite for programming and debug.

The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the hw\_server application, and the connect\_hw\_server command. Refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for a list of supported JTAG download cables and devices.

Each hardware target can have one or more Xilinx devices to program, or to use for debugging purposes. The current device is specified or returned by the current hw device command.



To access a Xilinx FPGA device through the Hardware Manager, you must use the following Tcl command sequence:

- 1. open hw Opens the Hardware Manager in the Vivado Design Suite.
- 2. connect\_hw\_server Makes a connection to a local or remote Xilinx hardware server application.
- 3. current hw target Defines the hardware target of the connected server.
- 4. open hw target Opens a connection to the hardware target.
- 5. current\_hw\_device Specifies the Xilinx FPGA device to use for programming and debugging.

After connecting to the appropriate hardware device, you can program the device with a bitstream file using the program\_hw\_device command, and debug the device using any of a number of Hardware Manager Tcl commands. To interactively debug the device open the Hardware Manager in the Vivado Design Suite IDE.



**IMPORTANT:** You can use the current\_hw\_server, current\_hw\_target, and current\_hw\_device commands to set the hardware for programming and debugging the design. You should exercise care when using these commands to insure that the current server, target, and device are in sync. The current device should be found on the current target, which should be found on the current server.

This command returns the current hardware device as an object, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hw\_device> - (Optional) Specify the hw\_device object to set as the current device
for programming and debug. The hw\_device must be specified as an object as returned
by the get\_hw\_devices command. If the hardware device is not specified, the
current hw device will be returned.

## **Example**

The following example returns the currently targeted hw\_device:

```
current hw device
```

This example sets the current hw\_device object, then sets the PROGRAM.FILE property for the device, and programs the device:

```
current_hw_device [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Data/design.bit} [current_hw_device]
program_hw_devices [current_hw_device]
```



- connect\_hw\_server
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets
- open\_hw\_target



# current\_hw\_ila

Get or set the current hardware ILA.

### **Syntax**

current\_hw\_ila [-quiet] [-verbose] [<hw\_ila>]

### Returns

Hardware ILA

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ila>]</hw_ila>	hardware ILA

## **Categories**

Hardware

# **Description**

Set or return the current hardware ILA debug core targeted by the Hardware Manager in the Vivado Design Suite for programming and debug.

The Integrated Logic Analyzer (ILA) debug core lets you perform in-system debug of implemented designs, or design bitstreams, on a programmed Xilinx FPGA device. The ILA core includes many advanced features of modern logic analyzers, including boolean trigger equations, and edge transition triggers. You can use the ILA core to probe specific signals of the design, to trigger on programmed hardware events, and capture data from the Xilinx FPGA device in real-time. Refer to *LogiCORE IP Integrated Logic Analyzer (PG172)* for details of the ILA core.

ILA debug cores can be added to a design instantiating an ILA core from the IP catalog into the RTL design, or using the <code>create\_debug\_core</code> command to add the ILA core to the synthesized netlist. Refer to *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information on adding ILA debug cores to the design.

After generating a bitstream from the design, and programming the device with the program\_hw\_devices command, the ILA debug cores in the design are accessible from the Hardware Manager using the get\_hw\_ilas command. The debug probes assigned to the ILA debug cores in the design can be returned with the get hw probes command.

This command returns the current hardware ILA core as an object, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_ila> - (Optional) Specify the hw\_ila object to set as the current debug core for programming and debug. The hw\_ila must be specified as an object as returned by the get\_hw\_ilas command. If a ILA debug core is not specified, the current hw\_ila will be returned.

## **Example**

The following example returns the current hardware ILA debug core:

current hw ila

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_ilas
- get\_hw\_ila\_datas



# current\_hw\_ila\_data

Get or set the current hardware ILA data.

### **Syntax**

current\_hw\_ila\_data [-quiet] [-verbose] [<hw\_ila\_data>]

### Returns

Hardware ILA data

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ila_data>]</hw_ila_data>	hardware ILA data

## **Categories**

Hardware

# **Description**

Set or return the current ILA debug core data object.

The ILA data object is created in the Vivado logic analyzer using the  $upload_hw_ila_data$  command, or the  $read_hw_ila_data$  command. By default, the current  $hw_ila_data$  object is the latest one created by the Vivado logic analyzer. The  $current_hw_ila_data$  command can be used to change that object.

The ILA debug core captures sample data in real-time as the hardware device runs, based on the event triggers or capture conditions defined on the hw\_ila object. The hw\_ila object triggers on the hw\_device are armed by the run\_hw\_ila command.

The ILA data object can be displayed in the waveform window of the Vivado tools logic analyzer using the display\_hw\_ila\_data command. You can also write the ILA data to disk with the write\_hw\_ila\_data command to save the ILA debug information for later user and analysis.

This command returns the captured hardware ILA debug core data as an object, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_ila\_data"> - (Optional)</a> Specify the hw\_ila\_data object to set as the current data object for programming and debug. The hw\_ila\_data object must be specified as an object as returned by the <a href="maila\_datas">get\_hw\_ila\_datas</a> command. If the hardware ILA data is not specified, the current hw ila data object will be returned.

## **Example**

The following example returns the current data object for the hardware ILA debug core:

current hw ila data

- current\_hw\_ila
- display\_hw\_ila\_data
- get\_hw\_ilas
- get\_hw\_ila\_datas
- read\_hw\_ila\_data
- run\_hw\_ila
- write\_hw\_ila\_data



# current\_hw\_server

Get or set the current hardware server.

### **Syntax**

current hw server [-quiet] [-verbose] [<hw server>]

### Returns

Hardware server

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_server>]</hw_server>	hardware server

## **Categories**

Hardware

# **Description**

Defines the current hardware server from the list of hardware servers that are connected to the Vivado Design Suite, or returns the currently connected hardware server object.

Hardware servers are instances of the Xilinx hardware server (hw\_server) application running remotely, or on the local machine. The hardware server manages connections to a hardware target, such as a hardware board containing a JTAG chain of one or more Xilinx devices to be used for programming and debugging your FPGA design.

Hardware servers are connected to the Vivado Design Suite with the <code>connect\_hw\_server</code> command. The current hardware server, and the current hardware target and device are the focus of most Hardware Manager Tcl commands. The current target and device can be defined using the <code>current\_hw\_target</code> and <code>current\_hw\_device</code> commands.

**NOTE:** There is usually a current hw\_server defined, either the last connected hardware server, or one you have defined with this command. However, if you disconnect the current hardware server, you will need to define a new current hw\_server object.

You can get a list of connected hardware servers using the <code>get\_hw\_servers</code> command. You can get a list of available hardware targets and devices using the <code>get\_hw\_targets</code> and <code>get\_hw\_devices</code> commands respectively.



This command returns a hw\_server object. If the <hw\_server> is specified as part of the current\_hw\_server command, the specified server is defined as the current hardware server and that object is returned. If no server is specified, the current\_hw\_server command returns the current hardware server object.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<a href="hw\_server"> - (Optional)</a> The hw\_server to set as the current hardware server. If the server is not specified, the command will return the currently defined hw\_server. The hardware server can be specified by name, or specified as a hw\_server object returned by the <a href="mailto:get\_hw\_servers">get\_hw\_servers</a> command.

## **Example**

The following example sets the current hardware server to the specified name:

```
current hw server picasso
```

The following returns the current hardware server:

current hw server

- connect\_hw\_server
- current\_hw\_device
- current\_hw\_target
- disconnect hw server
- get\_hw\_servers
- get\_hw\_targets
- refresh hw server



# current\_hw\_target

Get or set the current hardware target.

### **Syntax**

current\_hw\_target [-quiet] [-verbose] [<hw\_target>]

### Returns

Hardware target

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_target>]</hw_target>	hardware target

## **Categories**

Hardware

# **Description**

After opening the Hardware Manager in the Vivado Design Suite, and connecting to the Xilinx hardware server (hw\_server) using the connect\_hw\_server command, you will need to set the hardware target. This command sets or returns the current hardware target.

The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the hw\_server object. Refer to *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for a list of supported JTAG download cables and devices.

The available hardware targets are defined when the Vivado tools Hardware Manager is connected to a hw\_server. You can return a list of the available hardware targets using the get\_hw\_targets command, and define the current hardware target using the current\_hw\_target command.

If the <hw\_target> is specified as part of the current\_hw\_target command, the specified target is defined as the current hardware target and that object is returned. If no hardware target is specified, the current\_hw\_target command returns the current hardware target object.



Each hardware target can have one or more Xilinx devices to program, or to use for debugging purposes. The current device is specified or returned by the <code>current\_hw\_device</code> command. After specifying the current hardware target, you can open the connection through the hardware target, to the Xilinx device using the <code>open\_hw\_target</code> command.



**IMPORTANT:** You can use the current hw\_server, current hw\_target, and current\_hw\_device commands to set the hardware for programming and debugging the design. You should exercise care when using these commands to insure that the current server, target, and device are in sync. The current device should be found on the current target, which should be found on the current server.

This command returns the current hardware target as an object, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<a href="hw\_target"><a href="hw\_target">hw\_target</a> object to set as the current\_hw\_target for programming and debug. The hw\_target must be specified as an object as returned by the get\_hw\_targets command. If the hardware target is not specified, the current\_hw\_target will be returned.

## **Example**

The following example returns the available hardware targets on the connected hardware servers, and sets the current hw target to the specified target:

```
get_hw_targets
    trumpet/xilinx_tcf/Digilent/210203327985A
    picasso/xilinx_tcf/Digilent/210203368518A
current_hw_target [lindex [get_hw_targets] 1]
```

- close\_hw\_target
- current\_hw\_device
- get\_hw\_devices
- get\_hw\_targets
- open\_hw\_target
- refresh\_hw\_target





# current\_instance

Set or get the current instance.

### **Syntax**

current instance [-quiet] [-verbose] [<instance>]

### Returns

Instance name

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <instance>]</instance>	Name of instance

# **Categories**

SDC, XDC

# **Description**

Set the current instance in the design hierarchy to the specified instance cell or to the top of the current design. By default, <code>current\_instance</code> points to the top module of the <code>current\_design</code>, which is not an instantiated cell object. You can also set <code>current\_instance</code> to reference an instantiated hierarchical cell in the design.



**IMPORTANT:** Since the top module is not an instantiated object, <code>current\_instance</code> returns an empty string rather than a design object, when set to the top-level of the current design.

The current design and current instance are the target of most of the commands and design changes you will make. The current design can be defined using the current\_design command.

You must specify the <instance> name relative to the currently defined instance, and use the established hierarchy separator to define instance paths. You can determine the current hierarchy separator with the get hierarchy separator command.

Use '..' to traverse up the hierarchical instance path when specifying the current instance.

This command returns the name of the design object of the current\_instance, or returns nothing when set to the top of current design.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<instance> - (Optional) The name of the instance to be set as the current instance of the current design.

- The <instance> is specified relative to the presently defined current instance, using the defined hierarchy separator.
- Use '..' to move up one level of the hierarchy relative to the current instance.
- If the <instance> argument is omitted, the current instance is reset to the top module in the design hierarchy.
- If the <instance> is specified as '.' then the name of the current instance is returned, and the instance is not changed.

# **Examples**

The following example sets the current instance to the top module of the current design:

```
current_instance
    INFO: [Vivado 12-618] Current instance is the top level of design 'netlist 1'.
```

In this example you have selected an object in the Vivado IDE, and you want to set that selected object as the current instance:

```
current instance [lindex [get selected objects] 0]
```

**NOTE:** get\_selected\_objects returns a list, even of one object, so you must use lindex to specify an object from that list.

The following example first sets the hierarchy separator character, and then sets the current instance relative to the presently defined current instance:

```
set_hierarchy_separator |
current_instance ..|cpu_iwb_dat_o|buffer_fifo
```

The following example returns the name of the presently defined current instance:

```
current_instance .
cpuEngine|cpu_iwb_dat_o|buffer_fifo
```

- current\_design
- get\_hierarchy\_separator
- get\_selected\_objects
- set\_hierarchy\_separator



# current\_pr\_configuration

Get a list of PartitionDefs.

### **Syntax**

current pr configuration [-quiet] [-verbose] [<config>...]

### Returns

List of PartitionDef objects

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <config>]</config>	Specify the PR configuration to be set as current (active); optional

## **Categories**

Object, Partition

# Description

Get or set the current PR configuration.

In the Partial Reconfiguration (PR) design flow, the PR configuration lets you specify a reconfigurable module (RM) to assign to a specific instance of a Partition Definition (partitionDef). This flow lets you create unique configurations of the design based on the combination of the core design and one or more RMs. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.

The current\_pr\_configuration either returns the PR configuration that is the current or active configuration in the design, or lets you specify a PR configuration to make active.

This command returns the name of the current PR configuration, or returns an error if the command fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<config> - (Optional) Specify a PR configuration to make current. The configuration can be
specified by name or returned as an object by get\_pr\_configurations. If the configuration
is not specified, the current PR configuration is returned.

## **Example**

The following example sets the current PR configuration as specified:

current\_pr\_configuration clockHigh

- create\_partition\_def
- create\_pr\_configuration
- create\_reconfig\_module
- delete\_pr\_configurations
- get\_pr\_configurations
- setup\_pr\_configurations



# current\_project

Set or get current project.

### **Syntax**

current\_project [-quiet] [-verbose] [<project>]

### Returns

Current or newly set project object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <project>]</project>	Project to set as current

## **Categories**

**Project** 

## **Description**

Specifies the current project or returns the current project when no project is specified.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

content - (Optional) The name of the project to make current. This command can be used
prior to the close\_project to make a specific project active and then to close the project.



## **Examples**

The following example sets project 2 as the current project:

```
current_project project_2
```

This command makes the current project the focus of all the tool commands. In the GUI mode, the current project is defined automatically when switching the GUI between projects.

The following example returns the name of the current project in the tool:

```
current project
```

**NOTE:** The returned value is the name of the project and not the name or path of the project file.

- close\_project
- create\_project
- current\_design



# current\_run

Set or get the current run.

## **Syntax**

current\_run [-synthesis] [-implementation] [-quiet] [-verbose] [<run>]

### Returns

Run object

## **Usage**

Name	Description
[-synthesis]	Set or get the current synthesis run
[-implementation]	Set or get the current implementation run (default unless '-synthesis' is specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <run>]</run>	Run to set as current; optional

# **Categories**

**Project** 

# **Description**

Defines the current synthesis or implementation run, or returns the name of the current run. The current run is the one automatically selected when the Synthesize or Implement commands are launched.

You can use the get runs command to determine the list of defined runs in the current design.

# **Arguments**

- -synthesis (Optional) Specifies that the current\_run command should set or return the name of the current synthesis run.
- -implementation (Optional) Specifies that the current\_run command should set or return the name of the current implementation run. This is the default used when neither -synthesis or -implementation are specified.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<run> - (Optional) Sets the name of the synthesis or implementation run to make the current
run.

## **Examples**

The following example defines the synth\_1 run as the current\_run:

```
current run synth 1
```

**NOTE:** The -synthesis and -implementation arguments are not required because the name allows the tool to identify the specific run of interest.

The following command returns the name of the current implementation run:

current run -implementation -quiet

- create\_run
- get\_runs
- launch\_runs



# current\_scope

Get the current scope or set the current scope.

## **Syntax**

current scope [-quiet] [-verbose] [<hdl scope>]

### Returns

The current scope

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hdl_scope>]</hdl_scope>	Suspend message limits during command execution Default: NULL

## **Categories**

Simulation

# Description

Return the current scope in the current simulation, or set the current scope to the specified HDL scope.

The current scope command returns the name of the current simulation scope.

If <hdl scope> is supplied then, the current scope is set to the specified scope.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.





**TIP:** If you specify '/' as the HDL scope, the scope is reset to the top-level scope in the current simulation.

## **Examples**

The following example sets the current scope to the specified HDL scope:

current scope /testbench/dut

This example returns the current scope name to console:

current scope

- get scopes
- report\_scopes



# current\_sim

Set the current simulation object or get the current simulation object.

## **Syntax**

current\_sim [-quiet] [-verbose] [<simulationObject>]

#### Returns

Returns the current simulation object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <simulationobject>]</simulationobject>	Simulation Object to set the current simulation object to Default: NULL

# **Categories**

Simulation

# **Description**

Get or set the current Vivado simulation object.

This command can be used after the Vivado simulator has been launched to return or set the current simulation object.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<simulationObject> - (Optional) The name of the simulation object to set as the current
simulation. If a <simulationObject> is not specified, the command returns the current
simulation of the current project.



# **Examples**

The following example sets the curent simulation:

current\_sim simulation\_2

### See Also

close\_sim



# current\_time

Report current simulation time.

## **Syntax**

current time [-quiet] [-verbose]

#### Returns

Prints the current simulation time on the console in textual format

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Simulation

# Description

Returns the current simulation time to the Tcl Console or Vivado Design Suite Tcl shell.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example returns the current time of the current simulation:

current time



- restart
- run
- stop



# current\_vcd

Return the current VCD object or make VCDObject the current VCD object.

## **Syntax**

current vcd [-quiet] [-verbose] [<VCDObject>]

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <vcdobject>]</vcdobject>	VCDObject Default: NULL

# **Categories**

Simulation

# **Description**

Defines the current Value Change Dump (VCD) object, or returns the name of the current VCD object in the current simulation.

A VCD file must be opened and assigned to a VCD object using the <code>open\_vcd</code> command in order for there to be a current VCD object.

This command returns the current VCD object.

## Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<VCDObject> - (Optional) The name of the VCD object to set as the current object. If a
<VCDObject> is not specified, the command returns the current VCD object of the active simulation.

# **Examples**

The following example sets the specified VCD object as current:

current vcd vcd2

### See Also

open\_vcd



# current\_wave\_config

Gets the current WCFG object and sets it to the specified WCFG object if given.

## **Syntax**

current wave config [-quiet] [-verbose] [<wcfgObj>]

#### Returns

Returns the new or current wave configuration object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <wcfgobj>]</wcfgobj>	Sets the current WCFG object to the given value of wcfgObj. Defaults to current

## **Categories**

Waveform

# Description

Set or get the current wave configuration object for the current simulation.

In the Vivado® simulator GUI, you can work with a waveform to analyze your design and debug your code. A wave configuration displays with top-level HDL objects, and can be further populated using commands like add wave and add wave divider.

This command returns the name of the current wave configuration object.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<wcfgObj> - (Optional) Specify a wave configuration object to set as the current wave
configuration. The wave configuration object can either be specified by name, or as an object
returned by the get\_wave\_configs command.

# **Examples**

The following example gets the testbench wave config object and makes it the current wave configuration in the simulation:

current wave config [get wave config testbench]

- create\_wave\_config
- get\_wave\_configs
- open\_wave\_config



# decrypt\_bitstream

Decrypt an AES-GCM encrypted bitstream.

## **Syntax**

decrypt\_bitstream -encrypted\_file <arg> -keyfile <arg> [-force]
[-quiet] [-verbose] <file>

#### **Returns**

**Nothing** 

### **Usage**

Name	Description
-encrypted_file	Input AES-GCM encrypted bitstream (.bit or .rbt)
-keyfile	File containing encryption keys
[-force]	Overwrite existing file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Output decrypted bitstream (.bit, .bin or .rbt)

# **Categories**

**FileIO** 

# Description

During implementation of secure encrypted UltraScale architecture designs, bitstream-level verification must be performed on the final bitstream against the "golden" bitstream of the Xilinx tested Security Monitor (SecMon) IP.

The decrypt bitstream command takes an AES-GCM encrypted bitstream file (.bit or .rbt) from an implemented design that incorporates the SecMon IP, and an encryption key file (.nky), and returns an unencrypted bitstream file. The decrypted bitstream can then be used to complete the bitstream verification process.

This command returns the requested file if successful, or returns an error if it fails.

# **Arguments**

-encrypted\_file <arg> - (Required) Specifies the AES-GCM encrypted bitstream (.bit or .rbt) to be decrypted.



- -keyfile <arg> (Required) Specifies the name of the encryption key file (.nky). This is necessary for decrypting the encrypted bitstream.
- -force (Optional) Overwrite an existing file of the same name.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) Write the decrypted bitstream in standard format (.bit) or without header information (.bin).

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Example**

The following example decrypts the specified encrypted bitstream:

```
decrypt_bitstream -encrypted_file C:/Data/myDesign.bit \
   -keyfile C:/Data/key.nky -force C:/Data/myDesign decrypted.bit
```

#### See Also

write\_bitstream



# delete\_bd\_objs

Delete specified objects.

## **Syntax**

delete bd objs [-quiet] [-verbose] <objects>...

#### Returns

Pass if successful in deleting objects

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	The objects to be deleted

# **Categories**

**IPIntegrator** 

# **Description**

Delete specified objects from the current IP Integrator subsystem design.

Objects must be passed directly to the delete\_bd\_objs command, and not simply referenced by the object name. Pins are passed to the command by get\_bd\_pins, for instance, rather than by pin name.

This command returns nothing if it is successful, and returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - A list of objects to delete from the current IP Integrator subsystem design.



# **Example**

The following example deletes the various objects from the current subsystem design:

```
delete_bd_objs [get_bd_nets /Net] [get_bd_nets /vidout_1_vtg_ce] \
[get_bd_nets /newMod1/aclk_1] [get_bd_ports /addr] [get_bd_cells /vidOut_1]
```

The following example deletes the same objects, but uses multiple delete\_bd\_objs commands to clarify the objects that are being deleted by grouping them by type:

```
delete_bd_objs [get_bd_nets /Net] [get_bd_nets /vidout_1_vtg_ce] \
[get_bd_nets /newMod1/aclk_1]
delete_bd_objs [get_bd_ports /addr]
delete_bd_objs [get_bd_cells /vidOut 1]
```

- get\_bd\_addr\_segs
- get\_bd\_addr\_spaces



# delete\_clock\_networks\_results

Clear a set of clock networks results from memory.

## **Syntax**

delete\_clock\_networks\_results [-quiet] [-verbose] <name>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name for the set of results to clear

## **Categories**

Report

## **Description**

Clear the results of the specified report\_clock\_networks report from the named result set.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) Specifies the name of the clock networks results to be cleared.



# **Examples**

The following example clears the specified results set from memory:

delete\_clock\_network\_results ClkNets

### See Also

report\_clock\_networks



# delete\_debug\_core

Delete a debug core.

### **Syntax**

delete debug core [-quiet] [-verbose] <cores>...

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<cores></cores>	Debug cores to delete

## **Categories**

Debug

## **Description**

Removes Vivado Lab Edition debug cores from the current project that were added by the create\_debug\_core command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cores> - (Required) One or more debug core names to remove from the current project.



# **Examples**

The following command deletes the myCore debug core from the current project:

delete\_debug\_core myCore

The following command deletes all debug cores from the current project:

delete\_debug\_core [get\_debug\_cores]

**NOTE:** The get debug cores command returns all debug cores as a default.

- create\_debug\_core
- get\_debug\_cores



# delete\_debug\_port

Delete debug port.

### **Syntax**

delete debug port [-quiet] [-verbose] <ports>...

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<ports></ports>	Debug ports to delete

## **Categories**

Debug

## **Description**

Deletes ports from Vivado Lab Edition debug cores in the current project. You can disconnect a signal from a debug port using disconnect\_debug\_port, or remove the port altogether using this command.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<ports> - (Required) The core\_name/port\_name of the debug port to be removed from
the core.



## **Examples**

The following example deletes the DATA port from myCore:

delete debug port myCore/DATA

**NOTE:** Some ports cannot be deleted because an ILA port requires one CLK port and one TRIG port as a minimum.

The following example deletes the trigger ports (TRIG) from the myCore debug core:

delete debug port [get debug ports myCore/TRIG\*]

**NOTE:** This example will not delete all TRIG ports from myCore, because an ILA core must have at least one TRIG port. The effect of this command will be to delete the TRIG ports starting at TRIGO and removing all of them except the last port.

- disconnect\_debug\_port
- get\_debug\_ports



# delete\_drc\_check

Delete one or more user-defined DRC checks.

### **Syntax**

delete drc check [-quiet] [-verbose] <name>...

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Specify the key for the check to remove. This is the typically of the form PREFIX-id where PREFIX is a 4-6 letter abbreviation and id is a unique identifier. Use get_drc_checks to determine the correct name to use. Only user-defined DRC checks may be deleted.

# **Categories**

DRC, Object

# **Description**

Delete a single user-defined design rule checks from the current project. User-defined design rule checks are created using the create drc\_checks command.

**NOTE:** You cannot delete factory defined rule checks.

Once it has been deleted there is no way to recover a rule check. The undo command will not work.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) Specify the name of a user-defined design rule check to be deleted from the current project.

# **Examples**

The following example deletes the specified design rule check:

delete drc check LJH-1

#### See Also

create\_drc\_check



# delete\_drc\_ruledeck

Delete one or more user defined DRC rule deck objects.

## **Syntax**

delete\_drc\_ruledeck [-regexp] [-nocase] [-filter <arg>] [-quiet]
[-verbose] [<patterns>]

#### **Returns**

Drc ruledeck

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'drc_ruledeck' objects against patterns. Default: *

# **Categories**

DRC, Object

# **Description**

Delete one or more user-defined drc\_ruledeck objects from the current project. The rule deck does not have to be empty to be deleted, and once it is deleted there is no way to recover it. The undo command will not restore a deleted rule deck.

**NOTE:** You cannot delete factory defined rule decks.

A rule deck is a collection of design rule checks grouped for convenience, to be run with the report\_drc command at different stages of the FPGA design flow, such as during I/O planning or placement. The tool comes with a set of factory defined rule decks, but you can also create new user-defined rule decks with the create\_drc\_ruledeck command.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by the search pattern, based on specified property values. You can find the properties on an object with the report\_property or list property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Delete the drc\_ruledeck objects that match the specified patterns.
The default pattern is the wildcard '\*' which deletes all user-defined rule decks from the
current project. More than one pattern can be specified to delete multiple rule decks based
on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example deletes all user-defined rule decks from the current project:

delete\_drc\_ruledeck

- create\_drc\_ruledeck
- list\_property
- report\_property



# delete\_fileset

Delete a fileset.

## **Syntax**

delete fileset [-merge <arg>] [-quiet] [-verbose] <fileset>

#### Returns

Nothing

## **Usage**

Name	Description
[-merge]	Fileset to merge files from the deleted fileset into
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<fileset></fileset>	Fileset to be deleted

# **Categories**

Project, Simulation

# Description

Deletes the specified fileset. However, if the fileset cannot be deleted, then no message is returned.

## **Arguments**

-merge <arg> - (Optional) Specify a different fileset to merge the files from the deleted fileset into. If the -merge option is not specified, then all files in the fileset are removed from the project.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<fileset> - (Required) The name of the fileset to delete. The last constraint or simulation fileset will not be deleted, and no error will be returned under these circumstances.

# **Examples**

The following example deletes the sim\_2 fileset from the current project.

delete\_fileset sim\_2

**NOTE:** The fileset and all of its files are removed from the project. The files are not removed from the hard drive.

- create\_fileset
- current fileset



# delete\_hw\_axi\_txn

Delete hardware AXI Transaction objects.

### **Syntax**

delete hw axi txn [-quiet] [-verbose] <hw axi txns>...

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_axi_txns></hw_axi_txns>	hardware AXI Transaction object to delete

## **Categories**

Hardware

# **Description**

This command deletes the named AXI transaction objects, hw\_axi\_txn, from the specified hw\_axi objects.

The create\_hw\_axi\_txn command cannot create an object of the same name as an existing object. Use this command to delete any existing objects prior to creating new AXI transaction objects.

This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<a href="hw\_axi\_txns"> - (Required) The hw\_axi\_txn objects to delete. The hw\_axi\_txn must be specified as an object returned by the get hw axi txns command.</a>

# **Example**

The following example deletes the hw\_axi\_txn object associated with the specified hw\_axi:

delete\_hw\_axi\_txn [get\_hw\_axi\_txns readAxi1]

- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- reset\_hw\_axi



# delete\_hw\_bitstream

Removes the HW Bitstream object from a list of hardware devices.

### **Syntax**

delete hw bitstream [-of objects <args>] [-quiet] [-verbose]

#### Returns

Hardware devices

## **Usage**

Name	Description
[-of_objects]	Get 'hw_bitstream' objects of these types: 'hw_device'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Hardware, Object

## **Description**

This command deletes the hw\_bitstream object from the specified hw\_device objects.

This clears the PROGRAM.HW\_BITSTREAM and PROGRAM.FILE properties on the hw\_device objects, and deletes the hw\_bitstream object.

# **Arguments**

-of\_objects <arg> - (Optional) Delete the hardware bitstream object (hw\_bitstream) associated with the specified hardware devices (hw\_devices). The targets must be specified as objects using the get\_hw\_devices or the current\_hw\_device commands.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Example**

The following example deletes the hw\_bitstream object associated with the current hardware device:

delete\_hw\_bitstream -of\_objects [current\_hw\_device]

- create\_hw\_bitstream
- current\_hw\_device
- get\_hw\_devices
- program\_hw\_devices
- set\_property
- write\_bitstream



# delete\_hw\_cfgmem

Removes hw\_cfgmem object from memory.

## **Syntax**

delete hw cfgmem [-quiet] [-verbose] [<cfgmem>]

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <cfgmem>]</cfgmem>	Valid hw_cfgmem object

## **Categories**

Hardware

# **Description**

Removes the specified hw\_cfgmem object from the current hw\_device.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<cfgmem> - (Required) Specify a hw\_cfgmem object to remove from the current hw\_device.
The hw\_cfgmem must be specified as an object as returned by get\_hw\_cfgmems or
current\_hw\_cfgmem, rather than simply by name.



# **Example**

The following example removes the current hw\_cfgmem object:

delete\_hw\_cfgmem [current\_hw\_cfgmem]

- create\_hw\_cfgmem
- current\_hw\_device
- get\_hw\_cfgmems
- get\_property
- program\_hw\_cfgmem



# delete\_hw\_probe

Delete hardware probe objects.

### **Syntax**

delete hw probe [-quiet] [-verbose] <hw probes>...

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_probes></hw_probes>	hardware probe objects to delete

# **Categories**

Hardware

# **Description**

Delete a user-defined probe from the current hw\_ila. The user-define probe must be created by the create\_hw\_probe command.

This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_probe"><a href="hw\_probe">hw\_probe<a href="hw\_probe">hw\_probe<a href="hw\_probe">hw\_probe<a href="hw\_probe">hw\_probe<a href="hw\_probe">hw\_probe<a href="hw



# **Examples**

The following example deletes a user-defined hw\_probe object on the current ILA core:

delete\_hw\_probe [get\_hw\_probe probeAR]

- create\_hw\_probe
- current\_hw\_ila
- get\_hw\_ilas
- get\_hw\_probes



# delete\_hw\_target

Delete a hw\_target.

## **Syntax**

delete\_hw\_target [-quiet] [-verbose] [<target\_object>]

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <target_object>]</target_object>	hardware target object to delete Default: current_hw_target

# **Categories**

Hardware

# Description

This command deletes a virtual hardware target from the current\_hw\_server.

The hw\_target object must be a virtual target created by the create\_hw\_target command, or an error will be returned.

This command returns nothing if successful, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<target\_object> - (Optional) Specifies the SVF or virtual target to delete. If the target is
not specified the Vivado hardware manager will attempt to delete the current\_hw\_target.



# **Examples**

The following example deletes the specified hw\_target:

delete\_hw\_target [lindex [get\_hw\_targets] 1]

### See Also

create\_hw\_target



# delete\_interface

Delete I/O port interfaces from the project.

### **Syntax**

delete interface [-all] [-quiet] [-verbose] <interfaces>...

#### Returns

Nothing

### **Usage**

Name	Description
[-all]	Also remove all of the ports and buses belonging to the interface
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<interfaces></interfaces>	I/O port interfaces to remove

### **Categories**

**PinPlanning** 

## **Description**

Deletes an existing interface and optionally deletes all of the associated ports and buses using the interface.

### **Arguments**

-all - (Optional) Delete all ports, buses, or nested interfaces associated with the specified interface.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<interfaces> - (Required) The name of interfaces to delete.



# **Examples**

The following example deletes the specified interface and all of its associated ports and buses: delete\_interface USB0

- create\_interface
- create\_port



# delete\_ip\_run

Deletes the block fileset and run associated with a given IP.

### **Syntax**

delete ip run [-force] [-quiet] [-verbose] <objects>

#### Returns

Nothing

### **Usage**

Name	Description
[-force]	Force the deletion of the block fileset and run.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	All of the IP objects (from get_ips or get_files) for which the block fileset and run will be deleted.

### **Categories**

Project, IPFlow

### **Description**

Deletes the out-of-context (OOC) synthesis and implementation runs for the specified IP module.

The contents of the run directory are deleted from the project as well as the run. However, the output products created by the run and copied to the IP sources folder, the DCP file and Verilog and VHDL structural netlists, are not deleted from the project. You must use the reset\_target or generate\_target command to update the IP output products.



**IMPORTANT:** The command requires an IP object as specified by the <code>get\_ips</code> or <code>get\_files</code> command, and will not delete a run based on either the name of the run, or a run object as returned by <code>get\_runs</code>.

### **Arguments**

-force - Force the deletion of the run.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) The IP object or file to delete the run from. An IP can be specified as
an object using the get ips command, or as a file (XCI) using the get files command.

### **Examples**

The following example deletes the OOC synthesis and implementation runs from the specified IP module:

```
delete_ip_run [get_ips add1]
```

**NOTE:** In this example, all run results will also be removed from the run directory on the hard drive.

- create\_ip\_run
- generate\_target
- get\_files
- get\_ips
- reset\_target



# delete\_macros

Delete a list of macros.

### **Syntax**

delete macros [-quiet] [-verbose] <macros>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<macros></macros>	Macros to delete

# **Categories**

**XDC** 

## **Description**

Delete one or more macro defined by the create\_macro command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<macros> - (Required) Specify the name or names of the macros to delete.



# **Examples**

The following example deletes a macro called usbMacro1:

delete\_macros usbMacro1

### See Also

create\_macro



# delete\_partition\_defs

Delete existing PartitionDefs.

### **Syntax**

delete\_partition\_defs [-merge <arg>] [-quiet] [-verbose]
<partition defs>

#### **Returns**

Nothing

### **Usage**

Name	Description
[-merge]	Fileset to merge files into from the default RM of deleted Partition Def
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><partition_defs></partition_defs></pre>	List of PartitionDefs to delete

### **Categories**

**Partition** 

### **Description**

Delete the specified Partition Definition (partitionDef) objects from the current project.

This command returns a transcript of the file merge process, returns nothing without file merge, or returns an error if the command fails.

### **Arguments**

-merge <arg> - (Optional) Specify the name of a fileset to merge files from the default Reconfigurable Module (DEFAULT\_RM) of a deleted partitionDef object. The files will be moved from the default RM to the specified fileset.



**TIP:** If -merge is not specified, then all files in the default RM are removed from the project.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<partition\_defs> - (Required) Specify one or more partitionDef objects to remove from
the current project. The partitionDef objects can be specified by name, or as objects returned
by the get partition defs command.

### **Example**

The following example deletes all the partitionDefs from the current design, merging files from the default RMs of each partition into the source fileset for the design:

delete partition defs -merge sources 1 [get partition defs]

- create\_partition\_def
- get\_partition\_defs



# delete\_pblocks

Remove Pblock.

### **Syntax**

delete pblocks [-hier] [-quiet] [-verbose] <pblocks>...

#### Returns

Nothing

### **Usage**

Name	Description
[-hier]	Also delete all the children of Pblock
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pblocks></pblocks>	Pblocks to delete

## **Categories**

Floorplan, XDC

# Description

Deletes the specified Polocks from the design. Polocks are created using the create\_pblock command.

### **Arguments**

-hier - (Optional) Specifies that Pblocks nested inside the specified Pblock should also be deleted. If the parent Pblock is deleted without the -hier option specified, the nested Pblocks will simply be moved up one level.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



<pblocks> - (Required) One or more Pblocks to be deleted.

# **Examples**

The following example deletes the specified Pblock as well as any Pblocks nested inside:

delete pblocks -hier cpuEngine

### See Also

create\_pblock



# delete\_power\_results

Delete power results that were stored in memory under a given name.

### **Syntax**

delete\_power\_results -name <arg> [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
-name	Name for the set of results to clear
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

**Power** 

## **Description**

Deletes the power analysis results for the specified results set.

**NOTE:** This command operates silently and does not return direct feedback of its operation

### Arguments

-name <arg> - (Required) The name of the results set to delete. This name was either explicitly defined, or was automatically defined when the report\_power command was run.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example runs power analysis, and then clears the results:

```
report_power -name my_set
delete_power_results -name my_set
```

- power\_opt\_design
- report\_power
- reset\_switching\_activity
- set\_switching\_activity



# delete\_pr\_configurations

Delete existing configurations.

### **Syntax**

delete pr configurations [-quiet] [-verbose] <configs>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<configs></configs>	List of Configurations to delete

# **Categories**

**Partition** 

## **Description**

Delete the specified PR configuration from the current project.

This command returns nothing if successful, or returns an error if the command fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<configs> - (Required) Specify one or more PR configuration objects to remove from the
current project. The configurations can be specified by name, or as objects returned by the
get\_pr\_configurations command.



# **Example**

The following example deletes the specified PR configuration:

delete\_pr\_configurations [get\_pr\_configurations clockHigh]

- create\_pr\_configuration
- get\_pr\_configurations
- setup\_pr\_configurations



# delete\_reconfig\_modules

Delete existing reconfig modules.

### **Syntax**

delete reconfig modules [-merge <arg>] [-quiet] [-verbose] <rms>

#### Returns

Nothing

### **Usage**

Name	Description
[-merge]	Fileset to merge files into from the deleted Reconfig Module
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<rms></rms>	List of Reconfig Modules to delete

### **Categories**

**Partition** 

## **Description**

Delete the specified reconfigurable modules (RMs) from the current project.

This command returns nothing if successful, or returns an error if the command fails.

## **Arguments**

-merge <arg> - (Optional) Specify the name of a fileset to merge files from the deleted RM.
The files will be moved from the deleted RM to the specified fileset.



**TIP:** If -merge is not specified, then all files in the deleted RM are removed from the project.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<rms> - (Required) Specify one or more RM objects to remove from the current project. The
RMs can be specified by name, or as objects returned by the get\_reconfigurable\_modules
command.

## **Example**

The following example deletes the specified RM:

delete\_reconfig\_modules usbBlock

- create\_reconfig\_module
- get\_reconfig\_modules



# delete\_rpm

Delete an RPM.

### **Syntax**

delete rpm [-quiet] [-verbose] <rpm>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<rpm></rpm>	RPM to delete

### **Categories**

Floorplan

## **Description**

Deletes the specified Relationally Placed Macro (RPM) from the design.

An RPM is a list of logic elements (FFS, LUT, CY4, RAM, etc.) collected into a set (U\_SET, H\_SET, and HU\_SET). The placement of each element within the set, relative to other elements of the set, is controlled by Relative Location Constraints (RLOCs). Logic elements with RLOC constraints and common set names are associated in an RPM. Refer to the Constraints Guide (UG625) for more information on defining these constraints.

Only user-defined RPMs can be deleted from the design. RPMs defined by the hierarchy or defined in the netlist cannot be deleted by this command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<rpm> - (Required) The RPM to be deleted.

# **Examples**

The following example deletes the specified RPM (cs\_ila\_0/U0) from the design:

delete rpm cs ila 0/U0



# delete\_runs

Delete existing runs.

### **Syntax**

delete\_runs [-noclean\_dir] [-quiet] [-verbose] <runs>

#### Returns

Nothing

### **Usage**

Name	Description
[-noclean_dir]	Do not remove all output files and directories from disk
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<runs></runs>	Run to modify

## **Categories**

**Project** 

# **Description**

Deletes the specified runs from the project, and deletes all results of the run from the project directory on the hard drive unless otherwise specified.

### **Arguments**

-noclean\_dir - Do not delete the run results from the hard drive. The run will be deleted from the project, but the run files will remain in the project directory.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<runs> - (Required) The names of the synthesis or implementation runs to delete from the
project.

## **Examples**

The following example deletes the first\_pass run from the project:

```
delete_runs first_pass
```

**NOTE:** In this example, all run results will also be removed from the project directory on the hard drive.

The following command deletes the first\_pass run, but leaves the run results on the hard drive:

```
delete runs -noclean dir first pass
```

- create\_run
- current\_run



# delete\_timing\_results

Clear a set of timing results from memory.

### **Syntax**

delete\_timing\_results [-type <arg>] [-quiet] [-verbose] <name>

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-type]	Type of timing results to clear; Values: check_timing, clock_interaction, clock_domain_crossings, config_timing, datasheet, pulse_width, slack_histogram, timing_path, timing_summary
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name for the set of results to clear

### **Categories**

Report, Timing

## **Description**

Clear the specified timing results from the named result set. Both the type of the timing report, and the name of the timing report must be specified, or the command will fail.

## **Arguments**

 $-{\tt type}$  <arg> - (Optional) Specifies the type of timing results to be cleared. The available types are:

- check\_timing Delete the named check timing report.
- clock\_interaction Delete the named report clock interaction report.
- clock\_domain\_crossing Delete the named CDC report.
- config\_timing Delete the current Timing COnfig report.
- datasheet Delete the named report\_datasheet report.
- pulse\_width Delete the named report\_pulse\_width report.
- slack\_histogram Delete the named create slack histogram report.



- timing\_path Delete the named report timing report.
- timing\_summary Delete the named report\_timing\_summary report.

**NOTE:** The default -type is timing\_path, to delete reports generated by the report\_timing command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) Specifies the name of the timing results to be cleared.

### **Examples**

The following example clears the specified results set from memory:

delete timing results -type clock interaction clkNets

- check\_timing
- create\_slack\_histogram
- report\_clock\_interaction
- report\_cdc
- report\_config\_timing
- report\_datasheet
- report\_pulse\_width
- report\_timing
- report\_timing\_summary



# delete\_utilization\_results

Delete utilization results that were stored in memory under a given name.

### **Syntax**

delete\_utilization\_results -name <arg> [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
-name	Name for the set of results to clear
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Report

### **Description**

Clear the specified utilization results from the named result set.

## Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

-name <arg> - (Required) Specifies the name of the results to be cleared.



# **Examples**

The following example clears the specified results set from memory:

delete\_utilization\_results -name SSO1

### See Also

report\_utilization



### describe

Describe an HDL object (variable, signal, wire, or reg) by printing type and declaration information.

### **Syntax**

describe [-quiet] [-verbose] <hdl object>

#### Returns

The description of the selected objects

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_object></hdl_object>	The hdl_object or hdl_scope to describe

## **Categories**

Simulation

## Description

Describe an HDL object (variable, signal, wire, or reg) by printing type and declaration information, as well as path, and file information for the HDL source of the specified objects.



**TIP:** The describe command works for a single HDL object. Use the report\_objects command for a brief report on multiple HDL objects.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event. HDL constants include Verilog parameters and localparams, and VHDL generic and constants.

The command returns the description of specified HDL objects, or returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl object> - (Required) Specifies a single HDL object to describe.

**NOTE:** Objects can be specified by name, or returned as objects by the <code>get\_objects</code> command.

### **Examples**

The following example shows how the objects description depends on the scope of the current simulation:

```
current_scope testbench
/testbench
describe leds_n
    Signal: {leds_n[3:0]}
    Path: {/testbench/leds_n}
    Location: {File "C:/Data/ug937/sim/testbench.v" Line 9}
current_scope dut
/testbench/dut
describe leds_n
    Port(OUT): {LEDS_n[3:0]}
    Path: {/testbench/dut/LEDS_n}
    Location: {File "C:/Data/sources/sinegen demo.vhd" Line 42}
```

- current\_scope
- get\_objects
- report\_objects



# detect\_hw\_sio\_links

Automatically detect links between RX and TX endpoints. Create a new link group to contain the links.

### **Syntax**

detect\_hw\_sio\_links [-force] [-quiet] [-verbose]

#### **Returns**

A new hardware SIO link group of found links

### **Usage**

Name	Description
[-force]	Remove all existing links before detecting links
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Hardware

## **Description**

Automatically detects existing or previously defined communication pathways between GT transmitters and receivers that are defined on the open hardware target.

You can use this command if you change board connections while the serial I/O analyzer is running. The detection algorithm uses changing transmit patterns and detects links on received patterns to determine how GTs are connected to one another on the open hardware target.

A transmitter or receiver of an individual GT on the IBERT debug core can only be used in one hw\_sio\_link at a time, so the command will not check GTs that are used in existing links. The -force option lets you clear all existing links before scanning the open hardware target to check all GTs.

The detect\_hw\_sio\_links command defines the found links, and creates a link group to associate the new links.

This command returns the number of links found and the created hw\_sio\_linkgroup object, or returns an error if it fails.



### **Arguments**

-force - (Optional) Delete existing link objects and re-detect links by examining all GTs to ensure the current hardware configuration is properly reflected in the link definitions.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

### **Example**

The following example examines the IBERT debug core on the open hardware target to look for existing communication links:

detect\_hw\_sio\_links

**NOTE:** Without the -force option, GTs used in existing links will not be examined.

- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups



# disconnect\_bd\_intf\_net

Disconnect an intf\_net.

### **Syntax**

disconnect\_bd\_intf\_net [-quiet] [-verbose] <intf\_net> <objects>...

#### Returns

TCL\_OK, TCL\_ERROR if failed

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><intf_net></intf_net></pre>	The IntfNet that the objects connect to
<objects></objects>	The objects to disconnect from the intf_net

## **Categories**

**IPIntegrator** 

## **Description**

Disconnect a single interface net in the IP Integrator subsystem design from the specified objects. An interface is a grouping of signals that share a common function in the IP Integrator subsystem design.

This command lets you disconnect the specified interface net from pins or ports in the IP subsystem design, without deleting the whole net. To delete the whole net, you should use the delete bd objs command.

This command returns TCL\_OK is successful, or TCL\_ERROR if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<intf\_net> - (Required) Specifies a single interface net in the IP subsystem design to
disconnect from the specified objects. The net can be specified by name, or as a single object
returned by the get\_bd\_intf\_nets command.

<objects> - (Required) The list of interface pin or port objects to disconnect the net
from. The interface pins and ports must be specified as design objects returned by the
get\_bd\_intf\_pins or get\_bd\_intf\_ports commands. They cannot simply be referenced
by name.

### **Example**

The following example disconnects the only interface net in the IP subsystem design, from all interface pin and port objects that are connected to it:

```
disconnect_bd_intf_net [get_bd_intf_nets] \
[get_bd_intf_pins -of_objects [get_bd_intf_nets]] \
[get_bd_intf_ports -of_objects [get_bd_intf_nets]]
```

**NOTE:** In this example you know there is only one interface net in the design, or an error would be returned by the disconnect\_bd\_intf\_net command, which only accepts a single interface net.

- connect bd intf net
- connect bd net
- delete\_bd\_objs
- disconnect\_bd\_intf\_net
- get\_bd\_nets
- get\_bd\_pins
- get\_bd\_ports



# disconnect\_bd\_net

Disconnect a net from the object.

### **Syntax**

disconnect bd net [-quiet] [-verbose] <net> <objects>...

#### Returns

TCL\_OK, TCL\_ERROR if failed

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<net></net>	The Net that the objects connect to
<objects></objects>	The objects to disconnect from the net

## **Categories**

**IPIntegrator** 

## **Description**

Disconnect a single net in the IP Integrator subsystem design from the specified objects.

This command lets you disconnect the specified nets from pins or ports in the IP subsystem design, without deleting the whole net. To delete the whole net, you should use the delete bd objs command.

This command returns TCL\_OK if successful, or TCL\_ERROR if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<net> - (Required) Specifies a single net in the IP subsystem design to disconnect from the specified objects. The net can be specified by name, or as a single object returned by the get bd nets command.

<objects> - (Required) The list of pin or port objects to disconnect the net from. The
pins and ports must be specified as design objects returned by the get\_bd\_pins or
get bd ports commands. They cannot simply be referenced by name.

### **Example**

The following example disconnects the net, here specified by name, from the specified pin objects:

disconnect bd net /vidout1 locked [get bd pins {vidOut1/locked newMod1/t1}]

- connect bd intf net
- connect\_bd\_net
- delete\_bd\_objs
- disconnect\_bd\_intf\_net
- get\_bd\_nets
- get\_bd\_pins
- get\_bd\_ports



# disconnect\_debug\_port

Disconnect nets and pins from debug port channels.

### **Syntax**

disconnect\_debug\_port [-channel\_index <arg>] [-quiet] [-verbose] <port>

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-channel_index]	Disconnect the net at channel index
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<port></port>	Debug port name

### **Categories**

#### Debug

## **Description**

Disconnect signals from the debug ports.

Signals from the Netlist Design are connected to ports of a ILA debug core using the connect\_debug\_port command.

A port can also be deleted from the debug core rather than simply disconnected by using the delete debug port command.

If you need to determine the specific name of a port on a debug core, use the <code>get\_debug\_ports</code> command to list all ports on a core. You can also use the <code>report\_debug\_core</code> command to list all of the cores in the projects, and their specific parameters.

### **Arguments**

-channel index <value> - (Optional) The channel index of the port to disconnect.

**NOTE:** The entire port is disconnected if channel index is not specified.

<port> - (Required) The name of the port on the debug core to disconnect. The port name
must be specified as core\_name/port\_name. See the examples below.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example disconnects only the specified channel index from the PROBE1 port of myCore:

disconnect debug port -channel index 2 myCore/PROBE1

If you do not specify the channel\_index, all of the channels of the specified port will be disconnected, as in the following example:

disconnect debug port myCore/PROBE1

- connect\_debug\_port
- delete\_debug\_port
- get\_debug\_ports
- report\_debug\_core



# disconnect\_hw\_server

Close a connection to a hardware server.

### **Syntax**

disconnect hw server [-quiet] [-verbose] [<hw server>]

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_server>]</hw_server>	hardware server Default: current hardware server

### **Categories**

Hardware

## **Description**

Disconnect the current or specified Vivado tools hardware server from the Vivado Design Suite.

The current hardware server is either the last connected hardware server, or one you have manually defined with the <code>current\_hw\_server</code> command. If you disconnect the current hardware server, there will be no defined current hardware server until you define a new current hw\_server object.

This command returns nothing if successful, or returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<a href="hw\_server"> - (Optional)</a> The hw\_server to disconnect from the Vivado Design Suite. If the server is not specified, the <code>current\_hw\_server</code> will be disconnected. The hardware server must be specified as a hw\_server object returned by the <code>get\_hw\_servers</code> or <code>current\_hw\_server</code> commands.

## **Example**

The following example disconnects the specified hardware server from the Vivado Design Suite:

disconnect hw server [get hw server picasso]

- connect\_hw\_server
- current\_hw\_server
- get\_hw\_servers
- refresh\_hw\_server



# disconnect\_net

Disconnect a net from pins or ports.

#### **Syntax**

disconnect\_net [-prune] [-net <arg>] -objects <args> [-quiet]
[-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-prune]	When performing disconnect, remove the net and any pin/net chain up to the pin on any primitive instance as long as each object in the chain has only 1 remaining connection.
[-net]	Net to disconnect - optional, net attached to first pin or port object is used if not specified.
-objects	List of pins or ports to disconnect
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Netlist

## Description

This command allows the user to disconnect a specified net from one or more pins or ports in the netlist of an open Synthesized or Implemented Design.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.



#### **Arguments**

-prune - (Optional) Remove hierarchical pins, ports, or nets that are left unconnected after disconnecting the specified nets. This will not remove the pins specified by -objects, which are disconnected, but removes the net and pins or ports connected to the specified pins.

-net <arg> - (Optional) Specifies the net to disconnect. If no net is specified, the net connected to the first pin or port object will be disconnected.

**NOTE:** Although you can create a bus using the <code>-bus\_from</code> and <code>-bus\_to</code> arguments of the <code>create\_net</code> command, you must disconnect each bit of the bus separately using the <code>disconnect</code> net command.

-objects <args> - (Required) The list of pin or port objects to disconnect the net from.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Example**

Using the following connection network:

```
leaf_cell1/pin1 > net1 > block1/pin1 >
    topnet
< block2/pin1 < net2 < leaf_cell2/pin1</pre>
```

This example first disconnects the signal, topnet, from block1/pin1, and then prunes topnet, block2/pin1, and net2, but does not prune leaf\_cell2/pin1:

```
disconnect_net -prune -net topnet -objects [get pins block1/pin1]
```

**NOTE:** net2 is not removed, because block1/pin1 is not pruned as part of the -prune option.

The following example disconnects the specified bit of the dataBus:

disconnect\_net -net dataBus[1] -objects {dataIN[1] myDMA/data[1]}

- connect net
- remove\_net
- create\_net
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl





# display\_hw\_ila\_data

Display hardware ILA data in viewer.

#### **Syntax**

```
display_hw_ila_data [-wcfg <arg>] [-reset] [-quiet] [-verbose]
[<hw ila data>...]
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-wcfg]	Import alternate wave config file
[-reset]	Force reset wave config file to default configuration
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ila_data>]</hw_ila_data>	List of hardware ILA data objects. Default: Current hardware ILA data

## **Categories**

Hardware

## **Description**

This command is intended for use with the graphical user interface of the Vivado Design Suite logic analyzer feature. It displays the specified ILA debug core data object in a wave config window of the Vivado logic analyzer.

The ILA debug sample data is acquired from a running device using the upload\_hw\_ila\_data command. This creates a hw\_ila\_data object that can be written to a file on disk using the write hw ila data command. This command reads that ILA data file.

The display characteristics of the ILA debug core in the waveform window are determined by the Wave Config file. The Wave Config file contains just the list of wave objects (signals, dividers, groups, virtual buses) to display, and their display properties, plus markers.

A wave configuration object is created in the Vivado logic analyzer with the create\_wave\_config command. A Wave Config file is written to disk by the use of the save\_wave\_config command, and can be opened with the open\_wave\_config command.

The <code>open\_wave\_config</code> command opens a Wave Config file and maps it to the data source in the current simulation.



#### **Arguments**

-wcfg <arg> - (Optional) View the ILA data using the specified Wave Config file, created
using the save\_wave\_config command. If the -wcfg option is not specified, the ILA data
will display in a default wave configuration as determined by the Vivado logic analyzer.

-reset - (Optional) Reset the waveform window to the default configuration and display the specified ILA data.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_ila\_data"> - (Optional) Specify one or more hw\_ila\_data objects to display. The hw\_ila\_data must be specified as an object as returned by the get\_hw\_ila\_datas or current\_hw\_ila\_data commands. If the hardware ILA data is not specified, the current\_hw\_ila\_data object will be displayed.

## **Example**

The following example reads a hw\_ila\_data file, and displays the resulting hw\_ila\_data object in the waveform window of the Vivado logic analyzer:

```
read_hw_ila_data C:/hw_ila_file.ila
display hw ila data [get hw ila datas hw ila file]
```

- · current hw ila
- current\_hw\_ila\_data
- upload\_hw\_ila\_data
- get hw ilas
- get hw ila datas
- read\_hw\_ila\_data
- run hw ila
- save\_wave\_config



# display\_hw\_sio\_scan

Display an existing hardware SIO scan.

#### **Syntax**

display hw sio scan [-quiet] [-verbose] <hw sio scans>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_scans></hw_sio_scans>	hardware SIO scans

### **Categories**

Hardware

## **Description**

This command is intended for use with the graphical user interface of the Vivado Design Suite serial I/O analyzer feature. It displays the specified SIO scan data object, or objects, in a Scan Plots window of the Vivado IDE.

The SIO scan data can be read from a file on disk using the read\_hw\_sio\_scan command, or from a hw\_sio\_scan object created by the run\_hw\_sio\_scan command. The type of plot displayed is determined by the  $<scan_type>$  of the hw\_sio\_scan object.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<hw\_sio\_scans> - (Optional) Specify one or more existing hw\_sio\_scan objects to display in Scan Plot windows in the Hardware Manager feature of the Vivado IDE.

### **Example**

The following example reads an SIO scan data file into memory, and displays the hw\_sio\_scan object that is created:

display hw sio scan [read hw sio scan C:/Data/loopback1.csv]

- create\_hw\_sio\_scan
- current\_hw\_device
- get\_hw\_sio\_scans
- remove\_hw\_sio\_scan
- run\_hw\_sio\_scan
- read\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



## encrypt

Encrypt files in place with a language specific key file in IEEE 1735. no default.

#### **Syntax**

encrypt [-key <arg>] -lang <arg> [-ext <arg>] [-quiet] [-verbose]
<files>...

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-key]	key file to be used to encrypt; if absent, use embedded keys
-lang	HDL language of the input/output file
[-ext]	extension to use for encrypted file; the original source files will be preserved.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Files to be encrypted in place

## **Categories**

**FileIO** 

### **Description**



**TIP:** The encrypt command is provided with limited access, and requires a special license to use.

Allows anyone with an encryption license to encrypt Verilog or VHDL files using the IEEE 1735 encryption standard.

Encrypted files can be provided by third-party IP providers to protect their intellectual property, while still enabling the Vivado Design Suite to read the encrypted files for synthesis and simulation. The data is in plain text prior to encryption.



**IMPORTANT:** Unless the -ext option is used, the specified files are encrypted in place, overwriting the input files with the encrypted files.



#### **Arguments**

-key <arg> - (Optional) Specifies an RSA key file that includes the Xilinx public key. If the -key is not specified, the Vivado tool looks for keys embedded within the specified files. These are 1735 supported pragmas, or directives embedded into the specified files, that provide the encryption key and indicate where the protected data begins and ends.



**TIP:** The Xilinx public key can be obtained by members from the IEEE P1735 working group, or by contacting an appropriate Xilinx representative.

-lang [ vhdl | verilog ] - (Required) Specify the HDL language of the source files to be encrypted. Supported values are VHDL or verilog.

-ext <arg> - (Optional) Specify an extension to use for the output encrypted files. The original source files will be preserved.



**IMPORTANT:** If this option is not specified, the original source files will be overwritten with the encrypted output.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) The names of Verilog or VHDL files to encrypt.

#### **Example**

The following example encrypts the specified Verilog file, using the specified key file:

encrypt -lang verilog C:/Data/xilinx rsa key.txt C:/Data/design 1.v

**NOTE:** The specified source file is overwritten by the encrypted output file.

#### See Also

write\_verilog



# endgroup

End a set of commands that can be undone/redone as a group.

#### **Syntax**

endgroup [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**GUIControl** 

## Description

Ends a sequence of commands that can be undone or redone as a series. Use startgroup to start the sequence of commands.

You can have multiple command groups to undo or redo, but you cannot nest command groups. You must use endgroup to end a command sequence before using startgroup to create a new command sequence.



**TIP:** The startgroup /endgroup commands are provided to support sequences of related commands that can be undone via the undo command, or redone if needed using the redo command. However, some Tcl commands can trigger an endgroup unexpectedly, and certain commands do not support either UNDO or REDO. The limitations are not fully defined.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example defines a startgroup, executes a sequence of related commands, and then executes the endgroup. This sequence of commands can be undone as a group:

```
startgroup
create_pblock pblock_wbArbEngine
create_pblock pblock_usbEng
add_cells_to_pblock pblock_wbArbEngine \
    [get_cells [list wbArbEngine]] -clear_locs
add_cells_to_pblock pblock_usbEng \
    [get_cells [list usbEngine1/usbEngineSRAM]] -clear_locs
endgroup
```

- startgroup
- redo
- undo



# exclude\_bd\_addr\_seg

Exclude segment from an address space.

#### **Syntax**

exclude\_bd\_addr\_seg [-target\_address\_space <arg>] [-quiet] [-verbose]
[<segment\_to\_exclude>]

#### Returns

The newly excluded segment object, "" if failed

#### **Usage**

Name	Description
[-target_address_space]	Target address space to exclude the slave segment from
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <segment_to_exclude>]</segment_to_exclude>	segment to exclude

#### **Categories**

**IPIntegrator** 

#### **Description**

Exclude the specified AXI peripheral address segment from access by the AXI master it is mapped to, in order to support sparse connectivity and eliminate unneeded device resources.

This command lets you exclude specific peripherals from being accessed by specific AXI masters. For example, in the case where AXI peripherals P0 and P1 are connected to two masters M0 and M1, you can use sparse connectivity to let M0 access both P0 and P1, and let M1 accesses P1, but exclude it from P0.

In the IP Integrator block design, address segments of AXI peripherals will have one of three states:

- Unmapped An AXI peripheral, or slave interface, is connected to an AXI master, but the peripheral has not been assigned an address segment in the master's address space and is not visible to the master.
- Mapped The AXI peripheral is mapped into the AXI master's address space, assigned an address segment or range, and is accessible through the master.
- Excluded The AXI peripheral is mapped to the AXI master, and has been assigned an address, but is not accessible to the master. The address segment that the AXI slave occupies within the master address space is also considered filled.



The purpose of excluding the address segment is to restrict access to peripherals that are connected to multiple masters. The validate\_bd\_design command will return a critical warning if a peripheral interface is connected to a master, but not mapped to an address segment of that master. However, by excluding the peripheral after it is mapped, the resources required to connect and provide access between the AXI master and the peripheral (the muxes and decoding for example) can be eliminated to conserve resources on the implemented design.



**TIP:** When running assign\_bd\_address, the IP Integrator feature will map unmapped address segments into address spaces, but will not map excluded address spaces.

This command offers two syntaxes, for a previously mapped address segment, and an unmapped address segment:

```
exclude_bd_addr_seg <master_addr_seg>
exclude bd addr seg -target address space <master addr space> <slave addr seg>
```

In the second command syntax, when a slave segment is specified, the slave will first be assigned or mapped to the specified AXI master address space, and then it will be excluded from access by the master.

This command returns nothing if successful, or returns an error if it failed.

#### **Arguments**

-target\_address\_space <arg> - (Optional) The target address space to map the address segment into. This option provides the mapping assignment usually performed by the assign\_bd\_address command, to let you assign the address segment to an address space, and exclude the address segment in a single command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<segment\_to\_exclude> - Specify a single address segment object, bd\_addr\_seg, to exclude
from access by its assigned AXI master.

#### **Example**

The following example assigns an address segment defined by an AXI peripheral, or slave, to an AXI master address space, and then excludes the address segment from access by that master:

```
assign_bd_address [get_bd_addr_segs {axi_gpio_1/S_AXI/Reg }]
exclude bd addr seg [get bd addr segs microblaze 1/Data/SEG axi gpio 1 Reg]
```



- assign\_bd\_address
- create\_bd\_addr\_seg
- get\_bd\_addr\_segs
- get\_bd\_addr\_spaces
- include\_bd\_addr\_seg



## execute\_hw\_svf

Execute SVF file on current\_hw\_target.

#### **Syntax**

execute\_hw\_svf [-quiet] [-verbose] <file\_name>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file_name></file_name>	SVF filename

#### **Categories**

Hardware

## **Description**

The Vivado hardware manager supports programming of hardware devices through the use of Serial Vector Format (SVF) files. SVF files are ASCII files that contain both programming instructions and configuration data. These files are used by ATE machines and embedded controllers to perform boundary-scan operations. The SVF file is an ASCII files that captures the JTAG commands needed to program the bitstream directly into a Xilinx device, or indirectly into a flash memory device. The SVF file can be written using the write hw\_svf command, or used to program a device through the execute hw\_svf command. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information.

The execute hw\_svf command converts the SVF commands into Vivado TCL commands and executes them on the specified target. This process could take some time depending on how big the SVF file is. The command requires an open, current hw\_target object, with a JTAG chain that matches the device chain specified in the SVF file.



**TIP:** The <code>execute\_hw\_svf</code> command is not a general purpose SVF reader, and should only be used to read and execute SVF files written by the Vivado tools.

This command returns a transcript of its process, or returns an error if it fails.



#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from the execute hw svf command. Use this option when you are debugging problems related to executing the SVF file, as this option will display all of the psuedo-SVF commands that the Vivado tool is running while executing the file.

<file\_name> - Specifies the SVF file name to execute.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

### **Examples**

The following example executes the specified SVF command file in verbose mode to display all of the commands being run:

```
open_hw_target {houdini26:3121/xilinx_tcf/Digilent/210203327996A}
execute hw svf -verbose C:/Data/k7 design.svf
```

- create\_hw\_device
- create\_hw\_target
- current\_hw\_target
- current\_project
- get\_hw\_probes
- open\_hw\_target
- program\_hw\_devices
- write hw svf



# export\_bd\_synth

(User-written application).

#### **Syntax**

export\_bd\_synth [-force] [-keep] [-verbose] [-quiet] <file>

#### Returns

(none) An error will be thrown if the command is not successful

## **Usage**

Name	Description
[-force]	Overwrite existing design checkpoint and stub files
[-keep]	Keep the temporary directory and project
[-verbose]	Print verbose messaging
[-quiet]	Ignore command errors
<file></file>	The Block Design file to write a synthesized checkpoint for

## **Categories**

synthesis, xilinxtclstore, projutils, user-written



# export\_ip\_user\_files

(User-written application).

#### **Syntax**

export\_ip\_user\_files [-of\_objects <arg>] [-ip\_user\_files\_dir <arg>]
[-ipstatic\_source\_dir <arg>] [-lib\_map\_path <arg>] [-no\_script] [-sync]
[-reset] [-force] [-quiet] [-verbose]

#### **Returns**

List of files that were exported

## **Usage**

Name	Description
[-of_objects]	IP,IPI or a fileset Default: None
[-ip_user_files_dir]	Directory path to simulation base directory (for dynamic and other IP non static files) Default: None
[-ipstatic_source_dir]	Directory path to the static IP files Default: None
[-lib_map_path]	Compiled simulation library directory path Default: Empty
[-no_script]	Do not export simulation scripts Default: 1
[-sync]	Delete IP/IPI dynamic and simulation script files
[-reset]	Delete all IP/IPI static, dynamic and simulation script files
[-force]	Overwrite files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

simulation, xilinxtclstore, user-written



# export\_simulation

(User-written application).

#### **Syntax**

```
export_simulation [-simulator <arg>] [-of_objects <arg>]
[-ip_user_files_dir <arg>] [-ipstatic_source_dir <arg>] [-lib_map_path
<arg>] [-script_name <arg>] [-directory <arg>] [-runtime
<arg>] [-define <arg>] [-generic <arg>] [-include <arg>]
[-use_ip_compiled_libs] [-absolute_path] [-export_source_files]
[-32bit] [-force] [-quiet] [-verbose]
```

#### Returns

None

### **Usage**

Name	Description
[-simulator]	Simulator for which the simulation script will be created (value=all xsim modelsim questa ies vcs  riviera activehdl) Default: all
[-of_objects]	Export simulation script for the specified object Default: None
[-ip_user_files_dir]	Directory path to exported IP user files (for dynamic and other IP non static files) Default: Empty
[-ipstatic_source_dir]	Directory path to the exported IP static files Default: Empty
[-lib_map_path]	Precompiled simulation library directory path. If not specified, then please follow the instructions in the generated script header to manually provide the simulation library mapping information. Default: Empty
[-script_name]	Output shell script filename. If not specified, then file with a default name will be created. Default: top_module.sh
[-directory]	Directory where the simulation script will be exported Default: export_sim
[-runtime]	Run simulation for this time (default:full simulation run or until a logical break or finish condition) Default: Empty
[-define]	Read verilog defines from the list specified with this switch Default: Empty
[-generic]	Read vhdl generics from the list specified with this switch Default: Empty
[-include]	Read include directory paths from the list specified with this switch Default: Empty
[-use_ip_compiled_libs]	Reference pre-compiled IP static library during compilation



Name	Description
[-absolute_path]	Make all file paths absolute wrt the reference directory
[-export_source_files]	Copy design files to output directory
[-32bit]	Perform 32bit compilation
[-force]	Overwrite previous files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

#### **Categories**

simulation, xilinxtclstore, user-written

## **Description**

Export a simulation script file for the target simulator. Currently the Cadence Incisive Enterprise Simulator (ies) and the Synopsys VCS MX simulator (vcs\_mx) are supported. The generated script will contain simulator commands for compiling, elaborating and simulating the design.

The command will retrieve the simulation compile order of specified objects, and export this information in a text file with the compiler commands and default options for the target simulator. The specified object can be either a simulation fileset or an IP. If the object is not specified, then the <code>export\_simulation</code> command will generate the script for the simulation top.

Any verilog include directories or file paths for the files containing verilog define statements will be added to the compiler command line.

By default, the design source file and include directory paths in the compiler command line will be set relative to the "reference\_dir" variable that is defined in the generated script. To make these paths absolute, specify the <code>-absolute</code> path option.

The command will also copy data files (if any) from the fileset, or from an IP, to the output directory. If the design contains "Verilog" sources, then the generated script will also copy "glbl.v" from the software installation path to the output directory.

A default ".do" file will be created in the output directory for the target simulator that will be referred in the compiler commands in the script.

**NOTE:** In order to perform simulation with the generated script, the simulation libraries must be compiled first using the <code>compile\_simlib</code> command, with the compiled library directory path specified, when generating this script. The generated simulation script will automatically include the setup files for the target simulator from the compiled library directory.

This command returns nothing.



### **Arguments**

-of\_objects <arg> - (Optional) Specify the target object for which the simulation script file needs to be generated. The target object can be either a simulation fileset (simset) or an IP core. If this option is not specified then the command will generate simulation scripts for the current simulation fileset.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of\_objects cannot be used with a search pattern.

-lib\_map\_path <arg> - (Optional) Specify the pre-compiled simulation library directory path where the Xilinx simulation libraries are compiled. Please see the header section in the generated script for more information.

-script\_name <arg> - (Optional) Specify the name of the shell script. If this option is not specified then the filename will be generated based on the object type selected with -of objects switch, with the following form:

- <simulation top name> \_sim\_<simulator> .sh
- <ip name> \_sim\_<simulator>.sh

-absolute\_path - (Optional) Specify this option to make source and include directory paths used in the script absolute. By default, all paths are written as relative to the directory path that is specified with the -dir option. A "reference\_dir" variable will be set in the simulation script to the directory path that is specified with the -directory option.

-32bit - (Optional) Specify this option to perform 32-bit simulation. If this option is not specified then by default a 64-bit option will be added to the simulation command line.

-force - (Optional) Overwrite an existing script file of the same name. If the script file already exists, the tool returns an error unless the -force argument is specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

-dir <arg> - (Required) Specify the directory path where the simulation files will be exported.

-simulator [ ies | vcs\_mx ] - (Required) Specify the target simulator name for the simulation script. The valid simulators are ies and vcs mx.

## **Examples**

The following command generates a simulation script file in the current directory for the "IES" simulator:

```
export_simulation -simulator ies -directory .
```

The following command overwrites an existing script file in the current directory:

export simulation -force -simulator ies -directory .



The following command generates a simulation script file named "test\_ies.sh" in the "./test\_sim" directory:

```
export_simulation -simulator ies -directory ./test_sim \
    -script name test ies.sh
```

The following command generates a script file named "top\_tb\_sim\_ies.sh" in the "./test\_sim" directory for a project with simulation top set to "top\_tb". The command will also copy any data files (.mif, .coe, .dat, etc) to the ./test\_sim directory:

```
export simulation -simulator ies -directory ./test sim
```

The following command generates a script file "accum\_0\_sim\_ies.sh" for the "accum\_0" IP in the specified output directory for the "IES" simulator:

```
export_simulation -of_objects [get_files accum_0.xci] \
   -simulator ies -directory test sim
```

The following command generates a script file "accum\_0\_sim\_vcs\_mx.sh" for the "accum\_0" IP in the specified output directory for the "VCS\_MX" simulator:

```
export_simulation -of_objects [get_ips accum_0] -simulator vcs_mx \
-directory test sim
```

The following command generates a script file "fifo\_tb\_sim\_vcs\_mx.sh" for the simulation fileset "sim\_fifo\_test" whose top is set to "fifo\_tb" in the specified output directory for the "IES" simulator:

```
export_simulation -of_objects [get_filesets sim_fifo_test] \
   -simulator ies -directory test sim
```

The following command exports a script file "top\_tb\_sim\_vcs\_mx.sh" for the "VCS\_MX" simulator in the specified output directory with the design source files compiled for 32 bit version of the simulator compiler (no 64 bit option will be added to the command line):

```
export simulation -force -32bit -simulator vcs mx -directory test bft vcs mx
```

The following example will include "/sim\_libs/ius/lin64/lib/cds.lib" file path in the "./test\_sim/cds.lib" file ("INCLUDE /sim\_libs/ius/lin64/lib/cds.lib") for referencing the compiled libraries for "IES" simulator:

```
export_simulation -lib_map_path "/sim_libs/ius/lin64/lib" \
   -simulator ies -directory "test sim"
```

The following example will include "/sim\_libs/vcs/lin64/lib/synopsys\_sim.setup" file path in the "./test\_sim/synopsys\_sim.setup" file ("OTHERS=/sim\_libs/vcs/lin64/lib/synopsys\_sim.setup") for refrencing the compiled libraries for the "VCS\_MX" simulator:

```
export_simulation -lib_map_path "/sim_libs/vcs/lin64/lib" \
    -simulator vcs mx -directory "test sim"
```

The following example generates a script file in "./test\_sim/ies" directory and then compiles, elaborates and simulates the design in "IES" simulator:

```
export_simulation -lib_map_path "/sim_libs/ies/lin64/lib" \
    -simulator ies -directory "./test_sim/ies"

cd test_sim/ies
./top_tb_sim_ies.sh
```



The following example generates a script file in "./test\_sim/vcs\_mx" directory and then compile, elaborate and simulate the design in "VCS\_MX" simulator:

```
export_simulation -lib_map_path "/sim_libs/vcs/lin64/lib" \
    -simulator vcs_mx -directory "./test_sim/vcs_mx"

cd test_sim/vcs_mx
./top_tb_sim_vcs_mx.sh
```

- compile\_simlib
- current\_fileset
- get\_files
- get\_ips



# extract\_files

Extract files from a core container to disk.

#### **Syntax**

```
extract_files [-base_dir <arg>] [-force] [-no_ip_dir] [-no_paths]
[-quiet] [-verbose] <files>...
```

#### **Returns**

List of files that were extracted with the new paths

#### **Usage**

Name	Description
[-base_dir]	Base directory for extracted files Default: ip_files
[-force]	Overwrite existing files
[-no_ip_dir]	Don't include the IP dir as part of the extract directory
[-no_paths]	Don't include directories when extracting files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Name of the file(s) to be extracted

## **Categories**

**IPFlow** 

## Description

Extract the files from an IP in core container format.

The core container format for IP is a compressed zip file that reduces the file structure in the design, and increases tool performance.

This command returns a list of files extracted from the core container IP, or returns an error if it fails.

## **Arguments**

-base\_dir <arg> - (Optional) Specify the directory to write the extracted files into. By default the extract\_files command will write files into a folder called ip\_files inside of the current working directory.

-force - (Optional) Overwrite existing files of the same name if any exist.



-no\_ip\_dir - (Optional) Don't include an IP sub-folder as part of path for the the extracted files. In this case, the files will be exported to the specified directory, without a sub-folder named after the core container IP.

-no\_paths - (Optional) Don't include sub-folders of the core container in the extracted files. This option will cause all files to be extracted to the top-level ip\_files folder, or the folder specified by the -base dir option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) Specify the name of the IP core container (.XCIX) file to extract the files from.

### **Examples**

The following example extracts the files from the specified core container format IP to the specified base directory:

extract files -base dir C:/Data [get files char fifo.xcix]

- convert\_ips
- create\_ip
- get files
- get\_ips



## filter

Filter a list, resulting in new list.

#### **Syntax**

filter [-regexp] [-nocase] [-quiet] [-verbose] [<objects>] [<filter>]

#### Returns

New list

#### **Usage**

Name	Description
[-regexp]	Operators =~ and !~ use regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	List of objects to filter
[ <filter>]</filter>	Filter list with expression

## **Categories**

Object, PropertyAndParameter, XDC

#### **Description**

Takes a list of objects, and returns a reduced list of objects that match the specified filter search pattern.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.



-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Optional) A list of objects that should be filtered to reduce the set to the
desired results. The list of objects can be obtained by using one of the many get\_\* commands
such as get parts.

<filter> - (Optional) The expression to use for filtering. The specified pattern filters the list of objects returned based on property values on the objects. You can find out which properties are on an object with the report\_property or list\_property command. Any property/value pair can be used as a filter. For example, in the case of the "part" object, "DEVICE", "FAMILY" and "SPEED" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

#### **Examples**

The following example returns a list of parts filtered for the specified speed grade:

```
filter [get parts] \{\text{speed} == -3\}
```

The following example filters parts based according to speed grade -3 OR speed grade -2. All parts matching either speed grade will be returned.

```
filter [get_parts] {speed == -3 || speed == -2}
```



The following example uses regular expression and returns a list of VStatus ports in the design, with zero or more wildcards, and the numbers 0 to 9 appearing one or more times within square brackets:

filter -regexp [get\_ports] {NAME =~ VStatus.\*\[[0-9]+\]}

- get\_parts
- get\_ports



# find\_bd\_objs

Find a list of pins, ports or interfaces with a given relationship to the given object.

#### **Syntax**

find\_bd\_objs -relation <arg> [-boundary\_type <arg>] [-thru\_hier]
[-stop\_at\_interconnect] [-end\_type <arg>] [-quiet] [-verbose]
<objects>...

#### **Returns**

List of pins, ports or interface objects, "" if failed

## **Usage**

Name	Description
-relation	Relation to the input objs: connected_to, addressable_slave, addressing_master. 'connected_to' will find corresponding pins, ports or interfaces that are connected to the given source objects, across hierarchy boundaries.
[-boundary_type]	Used when source object is an hierarchical block's pin or interface pin. Valid values are empty string for same level (default), 'lower', or 'all'. If 'lower' boundary, searches from within hierarchy. This option is only valid for relation: connected_to
[-thru_hier]	Flag used to ignore boundary of hierarchical blocks. If used used with boundary_type 'lower', flag will only affect the hierarchical blocks within parent hierarchical block.
[-stop_at_interconnect]	Flag used to stop at the axi_interconnect's boundary when -thru_hier is used.
[-end_type]	Only to be used with objects that are pins or ports and bus interface pins or ports. For pins/ports - Default is to return the sink objects for a given source object and to return the source object for a given sink object. If 'all' is used for a given sink object, will return both source and other sink objectst that are connected to the source object. For bus interface pins/ports - Default is to return the end connection that is non-monitor interfaces. If 'monitor' is used, will only return the monitor interfaces. If 'all' is used, will return both end connection and monitor interfaces. This option is only valid for relation: connected_to
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	One or more source object to start finding from



#### **Categories**

**IPIntegrator** 

#### **Description**

Find a list of pins, ports or interfaces with a given relationship to the specified objects.

This command returns a list of pins, ports or interface objects if successful, or returns an error if it fails.

find\_bd\_objs -relation <arg> [-boundary\_type <arg>] [-thru\_hier] [-stop\_at\_interconnect] [-end\_type <arg>] [-quiet] [-verbose] <objects>...

#### **Arguments**

-relation <arg> - (Required) Specifies the relationship of the objects to find with the objects specified to seed the search. Valid values are:

- connected\_to Find corresponding pins, ports or interfaces that are connected to the given source objects. The search occurs within the same level of hierarchy as the specified objects. Use the -thru hier option to search across hierarchical boundaries.
- addressable\_slave Find pins, ports, or interfaces, that can be addressed as slaves by the specified search objects.
- addressing\_master Find pins, ports, or interfaces, that address the specified search objects as masters.

-boundary\_type [ upper | lower | all ] - (Optional) Used when the specified source objects include a pin or interface pin on a hierarchical module. The default behavior is "upper", which searches for related objects within the same level as the hierarchical module that the pin is found on. If "lower", the search occurs inside the hierarchical module that the pin is on. If "all", then both the level of the hierarchical module, and inside the hierarchical module are searched for related objects.

**NOTE:** This option must be used with -relation connected to.

-thru\_hier - (Optional) Ignore the boundary of hierarchical blocks when performing the search for objects. If used used with -boundary\_type lower, the search for related objects will start inside the hierarchical module the pin is on, and continue searching downward through the hierarchy.

-stop\_at\_interconnect - (Optional) Specifies to stop searching at the boundary of the AXI Interconnect IP when -thru\_hier is specified. Other hierarchical blocks are searched as usual.

-end\_type all - (Optional) This option can be specified for bd\_pin and bd\_port type
<objects>. The default search for related objects returns all of the sink pins attached to a
specified source object, and to return the source object for a given sink. When -end\_type
all is specified for a sink object, the tool will return the source pin or port of the specified sink
object, as well as other sink objects that are connected to the source object.

**NOTE:** This option must be used with -relation connected to.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) One or more objects to use to find related objects.

### **Example**

The following example gets pins, ports, and interfaces connected to the specified object, across all levels of the block design hierarchy:

```
find_bd_objs -relation connected_to -thru_hier \
[get_bd_pins /proc_sys_reset_1/peripheral_aresetn]
```

- create\_bd\_cell
- create\_bd\_intf\_net
- create\_bd\_intf\_pin
- create\_bd\_intf\_port
- create\_bd\_net
- create\_bd\_pin
- create\_bd\_port



# find\_routing\_path

Find a routing path between two nodes.

#### **Syntax**

```
find_routing_path [-allow_overlap] [-max_nodes <arg>] [-min_nodes
<arg>] [-from <args>] [-to <args>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-allow_overlap]	Solution may include nodes used in existing routes.
[-max_nodes]	Specifies the maximum number of nodes (including from and to nodes) allowed in solution. Default: 100
[-min_nodes]	Specifies the minimum number of nodes (including from and to nodes) allowed in solution. Default: 2
[-from]	-from <start node=""> Start of routing path.</start>
[-to]	-to <end node=""> End of routing path.</end>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

#### **Object**

### **Description**

Finds a routing solution between two nodes on an unrouted, or partially routed net, in an implemented design.

This command can be used to define a routing path to assign to the FIXED\_ROUTE property of a net, which can be saved to the XDC file for later reuse. Refer to *Vivado Design Suite Tutorial: Implementation (UG986)* for an example of manual routing and the use of the FIXED\_ROUTE property.



You must define nodes for the start and end points of the routing path, and can specify the maximum and minimum number of nodes to use for the route path, including the start and end points. The nodes must be specified as objects returned by the get\_nodes command. For unrouted net objects, since nodes have not been assigned to the net, the nodes can be found by association of the net to the bel\_pin or site\_pin:

- Net > Bel\_Pin > Bel > Tile > Node
- Net > Site Pin > Tile > Node

For partially routed nets, the nodes can be found associated directly to the net. Refer to the *Vivado Design Suite Properties Reference Guide (UG912)* for more information on the relationship between these objects.

The find\_routing\_path command returns a list of nodes representing the route path found from the start point to the end point, or returns "no path found" if the command runs but has no result, or returns an error if the command fails to run.

The returned list of nodes can be assigned to the FIXED\_ROUTE property using the set\_property command as shown in the example.



**TIP:** The report\_property command does not return the string of the FIXED\_ROUTE property. Use the get property command instead.

#### **Arguments**

-allow\_overlap - (Optional) Enable a loose style of routing which can create conflicts that must be later resolved. These overlapping routes will need to be cleaned up to eliminate routing conflicts. Route conflicts can be identified using the report route status command.

-max\_nodes <arg> - (Optional) Indicates the maximum number of nodes the route can contain, including the -from node and the -to node. The default is 100.

 $-min\_nodes < arg > - (Optional)$  Indicates the minimum number of nodes the route can contain, including the -from node and the -to node. The default is 2, and the value specified must be >= 2.



**TIP:** This option can be used to generate a meandering route that will provide some added timing delay.

- ${\tt from} < {\tt arg} > {\tt (Optional)}$  The starting node of the route path. Nodes must be specified as objects returned by the get\_nodes command.
- -to < arg > (Optional) The ending node of the route path. Nodes must be specified as objects returned by the get\_nodes command.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



### **Examples**

The following example finds a routing path for the specified net, using one end as the -from point and the other end as the -to point, and assigns that path to the specified Tcl variable. Then it uses that Tcl variable to assign the path to the FIXED\_ROUTE property of the net:

```
set fndPath [find_routing_path -from [lindex [get_nodes -of \
        [get_site_pins -of [get_nets wbOutputData_OBUF[14]]]] 0] -to \
        [lindex [get_nodes -of [get_site_pins -of \
        [get_nets wbOutputData_OBUF[14]]]] 1]]
set property FIXED ROUTE $fndPath [get nets wbOutputData_OBUF[14]]]
```

- get\_bel\_pins
- get\_nets
- get\_nodes
- get\_property
- get\_site\_pins
- report\_property
- report\_route\_status
- set\_property



# find\_top

Find top module candidates in the supplied files, fileset, or active fileset. Returns a rank ordered list of candidates.

#### **Syntax**

find\_top [-fileset <arg>] [-files <args>] [-return\_file\_paths] [-quiet]
[-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-fileset]	Fileset to parse to search for top candidates
[-files]	Files to parse to search for top candidates
[-return_file_paths]	For each top returned, also include the associated file path. The returned value will be a single list of strings, alternating top names and file paths.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

#### **Project**

## Description

Find the most likely candidates for the top module in the files defined in the current fileset, or in the specified fileset, or in the specified list of files.

The command returns an ordered list of modules that the tool identifies as the best candidates for the top-level of the design. You can use the lindex command, and choose index 0 to select the best candidate for the top module.

### **Arguments**

- -fileset <arg> (Optional) Search the specified simulation or source fileset for top module candidates. The default is to search the current fileset of the current design.
- -files <arg> (Optional) Find the top module candidates in the specified list of files.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

#### **Examples**

The following example chooses the best top module of the current design for synthesis:

```
synth design -top [lindex [find top] 0]
```

**NOTE:** Since find\_top returns multiple possible candidates, choosing index 0 chooses the best top candidate for synthesis.

The following example returns the best top module candidate from the specified list of files:

```
find top -files [get files -filter {NAME =~ *or1200*}]
```

The following example sets the results of find\_top into the variable \$topVar, then uses that variable to define the top module in the current fileset using the set property command:

```
set topVar [ find_top -files [get_files -filter {NAME =~ *usbf*} ] ]
usbf_top
set property top $topVar [current fileset]
```

- set\_property
- synth design



# flush\_vcd

Flush VCD simulation output to the VCD output file (equivalent of \$dumpflush verilog system task).

#### **Syntax**

flush vcd [-quiet] [-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Simulation

## Description

Flush HDL signal information currently in memory into the specified Value Change Dump (VCD) file.

VCD is an ASCII file containing header information, variable definitions, and the value change details of a set of HDL signals. The VCD file can be used to view simulation results in a VCD viewer, or to estimate the power consumption of the design.

**NOTE:** You must run the <code>open\_vcd</code> command to open a VCD file to write to before using the flush <code>vcd</code> command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



# **Examples**

The following example flushes the VCD buffer into the current VCD file:

flush\_vcd

### See Also

open\_vcd



# generate\_mem\_files

Write all the simulation .mem files.

### **Syntax**

generate mem files [-force] [-quiet] [-verbose] <directory>

#### Returns

The name of the directory

### **Usage**

Name	Description
[-force]	Overwrite existing .mem files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<directory></directory>	Directory for exporting .mem files. Values: A directory with alphanumeric characters.

### **Categories**

FileIO, Simulation

### **Description**

For embedded processor based designs, with associated Executable Linkable Files (ELF) from the Software Development Kit (SDK), this command merges the Block Memory Map (BMM) for the design with the program data in the ELF file to generate memory (MEM) files for use during simulation.

The MEM file is a text file that describes how individual Block RAMs on the Xilinx device are grouped together to form a contiguous address space called an Address Block, with the ELF data mapped into the memory.

The file names and the number of MEM files generated is determined by the memory map data specified by the processor system IP cores, or IP Integrator block designs.

This command returns the directory where the MEM files are written, or returns an error if it fails.

### **Arguments**

-force - (Optional) Overwrite the specified output directory if it already exists.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<directory> - (Required) The name of the directory to write the memory files into.

### **Example**

The following example merges the block RAM map with the ELF file data and generates MEM files in the specified directory for use during simulation:

generate mem files C:/Data/gen mem

- write\_bmm
- write\_mem\_info



# generate\_peripheral

Generate output products for peripheral object.

### **Syntax**

generate\_peripheral [-driver] [-example\_design] [-bfm\_example\_design]
[-debug\_hw\_example\_design] [-enable\_interrupt] [-force] [-quiet]
[-verbose] <peripheral>

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-driver]	Generate driver for peripheral.
[-example_design]	Generate all supported example designs for peripheral.
[-bfm_example_design]	Generate bfm simulation example design for peripheral.
[-debug_hw_example_design]	Generate debug hardware example design for peripheral.
[-enable_interrupt]	Generate peripheral with interrupt suppport.
[-force]	Overwrite the existing IP in the repository.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<peripheral></peripheral>	peripheral object

### **Categories**

Project, IPFlow, CreatePeripheral

### **Description**

Generate the output products for the specified peripheral object. The output products are written to the IP repository location specified when the IP is created by the create peripheral command, under the name of the IP as specified at creation.

### **Arguments**

-driver - (Optional) Create software driver files containing offsets of software addressable registers in the generated peripheral, as well as masks and register access macros or utility functions. The software driver self test example file contains self test example code to test various hardware features of the peripheral.



-example\_design - (Optional) Write example design data for the specified peripheral. This
includes the design.tcl to create a block design incorporating the new peripheral in IP
Integrator, and a test bench, called design\_tb.v, for simulating the example design.

**NOTE:** This option is not currently supported for AXI peripherals that implement the AXI stream interface as defined by the <code>-axi\_type</code> option of the <code>add\_peripheral\_interface</code> command.

-bfm\_example\_design - (Optional) Create a TCL script to generate a block design using the IP integrator feature of the Vivado Design Suite ad a bus functional model (BFM) test bench to test the read and write operations of the AXI peripheral.

**NOTE:** AXI4 BFM requires a license for use during simulation.

-debug\_hw\_example\_design - (Optional) Create a Tcl script to generate a block design for debugging the AXI peripheral using the JTAG-to-AXI debug core in the Hardware Manager feature of the tool. Refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information on working with the Hardware Manager.

-enable\_interrupt - (Optional) Add an interrupt pin and supporting logic, to enable the interrupt operation on the peripheral.

-force - (Optional) Overwrite any existing output products in the IP repository even if they are current.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<peripheral> - (Required) The peripheral object to generate output products for. The
peripheral is created with the create\_peripheral command, and should be captured in a
Tcl variable at the time it is created to facilitate further processing by this and other related
commands. See the example below.

### Example

This example creates a new AXI peripheral, with the VLNV attribute as specified, and captures the peripheral object in a Tcl variable for later processing, then adds AXI slave interfaces to the peripheral, and generates the output products for the peripheral:

```
set perif0bj [ create_peripheral {myCompany.com} {user} {testAXI1} \
    {1.3} -dir {C:/Data/new_periph} ]
add_peripheral_interface {SO_AXI} -interface_mode {slave} \
    -axi_type {lite} $perif0bj
add_peripheral_interface {S1_AXI} -interface_mode {slave} \
    -axi_type {lite} $perif0bj
generate_peripheral -driver -bfm_example_design \
    -enable_interrupt $perif0bj
write_peripheral $perif0bj
set_property ip_repo_paths C:/Data/new_periph [current_fileset]
update ip catalog -rebuild
```



- add\_peripheral\_interface
- create\_peripheral
- write\_peripheral



## generate\_target

Generate target data for the specified source.

### **Syntax**

generate target [-force] [-quiet] [-verbose] <name> <objects>

#### Returns

Nothing

### **Usage**

Name	Description
[-force]	Force target data regeneration
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	List of targets to be generated, or 'all' to generate all supported targets
<objects></objects>	The objects for which data needs to be generated

### **Categories**

Project, IPFlow, IPIntegrator

### **Description**

This command generates target data for the specified IP objects ( $get_ips$ ) or source file for IP cores (.xci and .xco), DSP modules (.slx or .mdl), or block designs (.bd). The target data that is generated are the files necessary to support the IP or block design through the FPGA design flow.

The instantiation template, synthesis netlist, and simulation netlist are standard targets. However, each IP in the catalog may also support its own set of targets. You can view the available targets on an object by examining the SUPPORTED\_TARGETS property, or you can use the list\_targets command to list the targets for design source file.

### **Arguments**

-force - (Optional) Force target data regeneration, and overwrite any existing target data files. Without -force, the tool will not regenerate any target data that is up-to-date.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) The names of the types of target data to create for the specified source. The specific targets supported by an IP core are listed in the SUPPORTED\_TARGETS property on the object. You can query this property to see which targets a specific object supports. Standard values are:

- all Generate all targets for the specified IP or file, except the example project.
  - **NOTE:** You can generate an example project for an IP core using the open example project command.
- instantiation\_template Generate the Instantiation template used to add the RTL module definition for the IP core into the current design. The instantiation template can be copied into any desired level of the design hierarchy.
- synthesis Synthesis targets deliver HDL files that are used during synthesis for native IP, or deliver a synthesized netlist file (DCP) generated by Vivado synthesis.
- simulation Simulation targets deliver HDL files that are used in simulation.
- implementation Implementation generates the necessary data for implementing the IP core, DSP module, or Embedded Processor in the current design.

<objects> - (Required) The objects to generate the target from. Supported objects can include IP core objects (get\_ips), or the source files (.xci or .xco), block design files (.bd) from IP Integrator, and DSP modules (.slx or .mdl) imported from System Generator.

**NOTE:** Use get files to specify a file object, rather than specifying a file name.

### **Examples**

This example generates the change log for all of the IP cores in the current project, forcing regeneration of any targets that are up-to-date:

```
generate target changelog [get ips] -force
```

The following example generates the instantiation template and synthesis targets for all of the IP cores in the current project:

```
generate target {instantiation template synthesis} [get ips]
```



**TIP:** Note the use of the braces to pass the list of targets to the command. The absence of the -force option means that only out-of-date targets will be regenerated.



The following example generates all targets for the specified block design:

```
generate_target all \
[get_files C:/Data/project_mb/project_mb.srcs/sources_1/bd/base_mb/base_mb.bd]
```



**IMPORTANT:** The use of  $get\_ips$  is not supported to generate targets for individual IP within block designs. The tool will return an error.

The following queries the SUPPORTED\_TARGETS property of the specified IP object, and then generates the example project for the IP:

```
get_property SUPPORTED_TARGETS [get_ips blk_mem*]
open example project -dir C:/Data/examples -force [get ips blk mem*]
```

- add\_files
- create\_ip
- create\_sysgen
- import\_ip
- list\_targets
- open\_example\_project
- read\_ip
- report\_property
- reset\_target



# get\_bd\_addr\_segs

Get a list of segments.

### **Syntax**

get\_bd\_addr\_segs [-regexp] [-hierarchical] [-filter <arg>] [-of\_objects
<args>] [-excluded] [-addressed] [-unaddressed] [-addressing]
[-addressables] [-quiet] [-verbose] [<patterns>]

#### Returns

List of segment objects, "" if failed

### **Usage**

Name	Description	
[-regexp]	Patterns are full regular expressions	
[-hierarchical]	Hierarchical cells included	
[-filter]	Filter list with expression	
[-of_objects]	Get segments of these segments or interfaces	
[-excluded]	Get excluded mapped segments -of_objects	
[-addressed]	Get addressed segments of given -of_objects	
[-unaddressed]	Get unaddressed segments of given objects	
[-addressing]	Get addressing segments of given -of_objects	
[-addressables]	Get addressable segments of given -of_objects	
[-quiet]	Ignore command errors	
[-verbose]	Suspend message limits during command execution	
[ <patterns>]</patterns>	Match engine names against patterns Default: *	

## **Categories**

**IPIntegrator** 

### **Description**

Get a list of address segments in the current IP Integrator subsystem design.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get address segments from all levels of the IP Integrator subsystem design hierarchy, or current instance. Without this argument, the command will only get address segments from the top of the subsystem design hierarchy. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical name. For instance, searching for U1/\* searches each level of the hierarchy for objects with U1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexp, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_bd\_addr\_segs based on property values
on the address segments. You can find the properties on an object with the report\_property
or list\_property commands. In the case of the IP Integrator address segments object,
"OFFSET", "RANGE" and "USAGE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



-of\_objects <arg> - (Optional) Get the address segments that are assigned to the specified address spaces, as returned by the get\_bd\_addr\_spaces command, or of cells or interface pins, as returned by get\_bd\_cells and get\_bd\_intf\_pins. You can also get slave address\_segments of associated master address segments using get\_bd\_addr\_segs.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

- -excluded (Optional) Get the address segments that are excluded from the address spaces specified by the -of objects option.
- -addressing (Optional) Get addressing segments of the address spaces specified by the -of objects option. This reports all available segments of the address spaces.
- -addressed (Optional) Get addressed segments of the address spaces specified by the -of objects option. This reports the segments of the address spaces that are utilized.
- -addressables (Optional) Get addressable segments, that are not already occupied by address segments, of the address spaces of the objects specified by the -of objects option.

**NOTE:** -addressables, -addressed, and -addressing are mutually exclusive, and cannot be used together.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match address segments against the specified patterns. The default pattern is the wildcard '\*' which gets a list of all address segments in the current IP subsystem design. More than one pattern can be specified to find multiple address segments based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example gets the address segments of the specified address spaces:

```
get_bd_addr_segs -of_objects [get_bd_addr_spaces -of_objects \
[get_bd_cells /microblaze_1]]
/microblaze_1/Data/SEG1
/microblaze_1/Data/SEG3
/microblaze 1/Instruction/SEG2
```

**NOTE:** If there are no objects matching the pattern you will get a warning.



- create\_bd\_addr\_seg
- exclude\_bd\_addr\_seg
- get\_bd\_addr\_segs
- get\_bd\_addr\_spaces
- get\_bd\_cells
- get\_bd\_intf\_pins
- include\_bd\_addr\_seg



# get\_bd\_addr\_spaces

Get a list of addr\_spaces.

### **Syntax**

```
get_bd_addr_spaces [-regexp] [-hierarchical] [-filter <arg>]
[-of objects <args>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of addr\_space objects, "" if failed

### **Usage**

Name	Description
[-regexp] Patterns are full regular expressions	
[-hierarchical] Hierarchical cells included	
[-filter]	Filter list with expression
[-of_objects]	Get addr_spaces of these segments or interfaces
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match engine names against patterns Default: *

### **Categories**

**IPIntegrator** 

### **Description**

Get a list of address spaces in the current IP Integrator subsystem design.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get address spaces from all levels of the IP Integrator subsystem design hierarchy, or current instance. Without this argument, the command will only get address spaces from the top of the design hierarchy. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical name. For instance, searching for U1/\* searches each level of the hierarchy for objects with U1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexp, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_bd\_addr\_spaces based on property values on the objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the IP Integrator address space object, "NAME", "RANGE" and "OFFSET" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the address spaces of the specified IP integrator address segment, cell, or interface pin objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of\_objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match address spaces against the specified patterns. The default pattern is the wildcard '\*' which gets a list of all address spaces in the current IP subsystem design. More than one pattern can be specified to find multiple address spaces based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example lists all of the address spaces in the current IP Integrator subsystem design, listing one per line:

```
join [get bd addr spaces] \n
/mdm 1/S AXI
/microblaze 1/Data
/microblaze 1/Instruction
/microblaze_1_axi_intc/s_axi
/microblaze_1_local_memory/dlmb_bram_if_cntlr/SLMB
/microblaze_1_local_memory/dlmb_bram_if_cntlr/SLMB1
/microblaze 1 local memory/dlmb bram if cntlr/SLMB2
/microblaze 1 local memory/dlmb bram if cntlr/SLMB3
/microblaze 1 local memory/dlmb bram if cntlr/S AXI CTRL
/microblaze 1 local memory/ilmb bram if cntlr/SLMB
/microblaze 1 local memory/ilmb bram if cntlr/SLMB1
/microblaze 1 local memory/ilmb bram if cntlr/SLMB2
/microblaze 1 local memory/ilmb bram if cntlr/SLMB3
/microblaze 1 local memory/ilmb bram if cntlr/S AXI CTRL
/microblaze 1 local memory/lmb bram/S 1
```

**NOTE:** If there are no objects matching the pattern you will get a warning.

The following example returns all of the properties attached to the third in a list, or index 2, of all address spaces in the current subsystem design:

report_pro	operty -	all [lindex	[get_bd_	addr_spaces] 2 ]
Property	Type	Read-only	Visible	Value
CLASS	string	true		bd_addr_space
NAME	string	false	true	/microblaze_1/Instruction
OFFSET	string	false	true	
PATH	string	true	true	<pre>/microblaze_1/Instruction</pre>
RANGE	string	false	true	-1
TYPE	string	false	true	



- create\_bd\_addr\_seg
- exclude\_bd\_addr\_seg
- get\_bd\_addr\_segs
- get\_bd\_cells
- get\_bd\_intf\_pins
- include\_bd\_addr\_seg



# get\_bd\_cells

Get a list of block diagram cells.

### **Syntax**

get\_bd\_cells [-regexp] [-hierarchical] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

List of block diagram cell objects, "" if failed

### **Usage**

Name	Description
[-regexp] Patterns are full regular expressions	
[-hierarchical]	Hierarchical cells included
[-filter]	Filter list with expression
[-of_objects]	Get cells of these pins or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match engine names against patterns Default: *

### **Categories**

**IPIntegrator** 

### **Description**

Get a list of cells in the current IP Integrator subsystem design, or current subsystem instance. IP Integrator subsystem cells are either IP cores drawn from the IP Integrator catalog, or hierarchical modules created in the subsystem design with the create\_bd\_cell command.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get cells from all levels of the IP Integrator subsystem design hierarchy, or current instance. Without this argument, the command will only get cells from the top of the design hierarchy. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical cell name. For instance, searching for U1/\* searches each level of the hierarchy for instances with U1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexp, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_bd\_cells based on property values on the block design cells. You can find the properties on an object with the report\_property or list\_property commands. In the case of the IP Integrator cell object, "VLNV", "TYPE" and "LOCATION" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-of\_objects <arg> - (Optional) Get the subsystem cells that are connected to the specified pin or net objects, as returned by the get\_bd\_nets and get\_bd\_pins, or get\_bd\_intf\_pins commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of\_objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match subsystem cells against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all cells in the current IP subsystem design. More
than one pattern can be specified to find multiple cells based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example gets a list of cells that include the specified IP Integrator subsystem pin, and sorts the list to remove duplicate entries:

```
lsort -unique [get_bd_cells -of_objects [get_bd_pins -hierarchical *aclk*]]
```

**NOTE:** If there are no cells matching the pattern you will get a warning.

The following example gets a list of all cells in all levels of the subsystem design hierarchy, and then filters the list to include only those cells whose name includes the specified text, or hierarchy:

```
get bd cells -hierarchical -filter {NAME=~"/newMod1/*"}
```

- create\_bd\_cell
- get\_bd\_intf\_pins
- get\_bd\_nets
- get\_bd\_pins
- list\_property
- report\_property



# get\_bd\_designs

Get a list of designs .

### **Syntax**

```
get_bd_designs [-regexp] [-filter <arg>] [-quiet] [-verbose]
[<patterns>...]
```

#### **Returns**

List of design objects, "" if failed

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match engine names against patterns Default: *

### **Categories**

**IPIntegrator** 

### **Description**

Gets a list of IP subsystem designs open in the current project that match a specified search pattern. The default command gets a list of all open IP subsystem designs in the project.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_bd\_designs based on property values on
the block designs. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the "IP subsystem design" object, "NAME", and
"FILE\_NAME" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match designs against the specified patterns. The default pattern is
the wildcard '\*' which gets all IP subsystem designs. More than one pattern can be specified to
find multiple designs based on different search criteria.



# **Examples**

The following example gets all open IP subsystem designs in the current project:

get\_bd\_designs

- create\_bd\_design
- current\_bd\_design
- open\_bd\_design
- report\_property



# get\_bd\_intf\_nets

Get a list of intf\_nets .

### **Syntax**

get\_bd\_intf\_nets [-regexp] [-hierarchical] [-filter <arg>]
[-boundary\_type <arg>] [-of\_objects <args>] [-quiet] [-verbose]
[<patterns>]

#### **Returns**

List of pin objects, "" if failed

### **Usage**

Name	Description	
[-regexp]	Patterns are full regular expressions	
[-hierarchical]	Hierarchical cells included	
[-filter]	Filter list with expression	
[-boundary_type]	Used when source object is on a hierarchical block's interface pin. Valid values are 'upper', 'lower', or 'both'. If 'lower' boundary, searches from the lower level of hierarchy onwards. This option is only valid for connected_to relations. Default: upper	
[-of_objects]	One or a list of cells or interface pins/ports objects. List must be of one object type.	
[-quiet]	Ignore command errors	
[-verbose]	Suspend message limits during command execution	
[ <patterns>]</patterns>	Match engine names against patterns Default: *	

### **Categories**

**IPIntegrator** 

### Description

Gets a list of interface nets in the current IP Integrator subsystem design that match a specified search pattern. The default command gets a list of all interface nets in the subsystem design.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get interface nets from all levels of the IP Integrator subsystem design hierarchy. Without this argument, the command will only get interface nets from the top of the subsystem design, or from the current subsystem instance. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical name. For instance, searching for /bridge\_1/\* searches each level of the hierarchy for nets with /bridge\_1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexpr, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_bd\_intf\_nets</code> based on property values on the block design interface nets. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the IP Integrator interface nets object, "NAME" and "PATH" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-boundary\_type [ upper | lower | both ] - (Optional) Gets the net at the level (upper) of a specified hierarchical pin, at the level below (lower) the pin or port, or both the level of and the level below. Valid values are upper, lower, or both. The default value is upper.

**NOTE:** This argument must be used with the -of\_objects argument to specify the hierarchical pin.



-of\_objects <args> - (Optional) Get a list of the nets connected to the specified IP Integrator subsystem cell, pin, or port objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match IP subsystem interface nets against the specified patterns. The default pattern is the wildcard '\*' which returns a list of all interface nets in the current IP Integrator subsystem design. More than one pattern can be specified to find multiple nets based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example gets the interface net attached to the specified pin of an IP Integrator hierarchical module, and returns both the net at the level of the hierarchical module, and the net inside the hierarchical module:

get bd intf nets -boundary type both -of objects [get bd pins /newMod1/aclk]

**NOTE:** If there are no interface nets matching the pattern you will get a warning.

The following example returns a list of all interface nets at all levels of the IP Integrator subsystem design hierarchy:

get bd intf nets -hierarchical

- connect\_debug\_port
- get\_cells
- get\_clocks
- get\_pins
- get\_ports
- list\_property
- report\_property



# get\_bd\_intf\_pins

Get a list of intf\_pins.

### **Syntax**

get\_bd\_intf\_pins [-regexp] [-hierarchical] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

List of pin objects, "" if failed

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-hierarchical]	Hierarchical cells included
[-filter]	Filter list with expression
[-of_objects]	One or a list of cells, interface nets or pins objects. List must be of one object type.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match engine names against patterns Default: *

### **Categories**

**IPIntegrator** 

### **Description**

Gets a list of interface pin objects on the current IP subsystem design that match a specified search pattern. The default command gets a list of all interface pins in the subsystem design.

The external connections of an IP Integrator cell, or hierarchical module, are pins and interface pins. The external connections in an IP subsystem design are ports, or interface ports. Use the get bd ports and get bd intf ports commands to select the port objects.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get interface pins from all levels of the IP Integrator subsystem design hierarchy. Without this argument, the command will only get interface pins from the top of the subsystem design, or from the current subsystem instance. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical name. For instance, searching for /bridge\_1/\* searches each level of the hierarchy for interface pins with /bridge\_1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexpr, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_bd\_intf\_pins</code> based on property values on the block design interface pins. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the IP integrator interface pins object, "DIR" and "TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

 $-of\_objects < arg > - (Optional)$  Get the pins connected to the specified bd\_pin, bd\_cell, or bd\_intf\_net.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match IP Integrator subsystem interface pins against the specified patterns. The default pattern is the wildcard '\*' which gets a list of all interface pins in the current IP Integrator subsystem design, or instance. More than one pattern can be specified to find multiple pins based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example gets a list of interface pins attached to the specified cell:

```
get_bd_intf_pins -of [get_bd_cells new_vidOut_1]
```

**NOTE:** If there are no interface pins matching the pattern, the tool will return a warning.

The following example gets a list of all interface pins, throughout the hierarchy of the IP Integrator subsystem design, which match the specified name pattern:

```
get bd intf pins -hierarchical m apb*
```

The following example gets a list of interface pins attached to the specified subsystem net:

```
get bd intf pins -of [get bd intf nets vidout 1 vtg ce]
```

- create bd net
- create bd port
- get\_bd\_intf\_pins
- get\_bd\_intf\_ports
- get\_bd\_pins
- list\_property
- report\_property



# get\_bd\_intf\_ports

Get a list of intf\_ports .

### **Syntax**

```
get_bd_intf_ports [-regexp] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of port objects, "" if failed

### **Usage**

Name	Description	
[-regexp] Patterns are full regular expressions		
[-filter]	Filter list with expression	
[-of_objects]	One or a list of interface nets or ports objects.	
[-quiet]	Ignore command errors	
[-verbose]	Suspend message limits during command execution	
[ <patterns>]</patterns>	Match engine names against patterns Default: *	

### **Categories**

**IPIntegrator** 

### Description

Gets a list of interface port objects in the current IP Integrator subsystem design that match a specified search pattern. The default command gets a list of all interface ports in the subsystem design.

The external connections in an IP subsystem design are ports, or interface ports. The external connections in an IP Integrator cell, or hierarchical module, are pins and interface pins. Use the get bd pins and get bd intf pins commands to select the pin objects.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_bd\_intf\_ports</code> based on property values on the block design interface ports. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the IP subsystem interface port object, "DIR", "MODE", and "LOCATION" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the interface ports connected to the specified IP subsystem interface nets returned by get\_bd\_intf\_nets, or of the ports that are part of an interface port, as returned by the get\_bd\_ports command.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match interface ports against the specified patterns. The default pattern is the wildcard '\*' which gets a list of all interface ports in the subsystem design. More than one pattern can be specified to find multiple interface ports based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example gets the interface ports in the subsystem design that operate in Master mode:

```
get_bd_intf_ports -filter {MODE=="master"}
```

**NOTE:** If there are no interface ports matching the pattern, the tool will return a warning.

This example returns the block design interface port that the specified bd\_port is part of:

- create\_bd\_intf\_net
- create\_bd\_intf\_port
- get\_bd\_intf\_nets
- get\_bd\_intf\_pins
- get\_bd\_nets
- get\_bd\_pins
- get\_bd\_ports
- list\_property
- report\_property



# get\_bd\_nets

Get a list of nets.

### **Syntax**

get\_bd\_nets [-regexp] [-hierarchical] [-filter <arg>] [-boundary\_type
<arg>] [-of objects <args>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

List of pin objects, "" if failed

### **Usage**

Name	Description	
[-regexp]	Patterns are full regular expressions	
[-hierarchical]	Hierarchical cells included	
[-filter]	Filter list with expression	
[-boundary_type]	Used when source object is on a hierarchical block's pin. Valid values are 'upper', 'lower', or 'both'. If 'lower' boundary, searches from the lower level of hierarchy onwards. This option is only valid for connected_to relations. Default: upper	
[-of_objects]	One or a list of cells or pins/ports objects. List must be of one object type.	
[-quiet]	Ignore command errors	
[-verbose]	Suspend message limits during command execution	
[ <patterns>]</patterns>	Match engine names against patterns Default: *	

### **Categories**

**IPIntegrator** 

### **Description**

Gets a list of nets in the current IP Integrator subsystem design that match a specified search pattern. The default command gets a list of all nets in the subsystem design.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get nets from all levels of the IP Integrator subsystem design hierarchy. Without this argument, the command will only get nets from the top of the subsystem design, or from the current subsystem instance. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical name. For instance, searching for /bridge\_1/\* searches each level of the hierarchy for nets with /bridge\_1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexpr, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_bd\_nets based on property values on the
block design nets. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the IP Integrator subsystem nets object, "NAME"
and "PATH" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-boundary\_type [ upper | lower | both ] - (Optional) Gets the net at the level (upper) of a specified hierarchical pin, at the level below (lower) the pin or port, or both the level of and the level below. Valid values are upper, lower, or both. The default value is upper.

**NOTE:** This argument must be used with the <code>-of\_objects</code> argument to specify the hierarchical pin.



-of\_objects <args> - (Optional) Get a list of the nets connected to the specified cell, pin, or port objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match IP subsystem nets against the specified patterns. The default
pattern is the wildcard '\*' which returns a list of all nets in the current IP Integrator subsystem
design. More than one pattern can be specified to find multiple nets based on different
search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

### **Examples**

The following example gets the net attached to the specified pin of an IP Integrator hierarchical module, and returns both the net at the level of the hierarchical module, and the net inside the hierarchical module:

get bd nets -boundary type both -of objects [get bd pins /newMod1/aclk]

**NOTE:** If there are no nets matching the pattern you will get a warning.

The following example returns a list of all nets at all levels of the IP Integrator subsystem design hierarchy:

get bd nets -hierarchical

- connect\_debug\_port
- get\_cells
- get\_clocks
- get\_pins
- get\_ports
- list\_property
- report\_property



# get\_bd\_pins

Get a list of pins .

### **Syntax**

get\_bd\_pins [-regexp] [-hierarchical] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

List of pin objects, "" if failed

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-hierarchical]	Hierarchical cells included
[-filter]	Filter list with expression
[-of_objects]	One or a list of cells, nets or interface pins objects. List must be of one object type.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match engine names against patterns Default: *

### **Categories**

**IPIntegrator** 

### **Description**

Gets a list of pin objects on the current IP subsystem design that match a specified search pattern. The default command gets a list of all pins in the subsystem design.

The external connections in an IP Integrator cell, or hierarchical module, are pins and interface pins. The external connections in an IP subsystem design are ports, or interface ports. Use the get bd ports and get bd intf ports commands to select the port objects.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-hierarchical - (Optional) Get pins from all levels of the IP Integrator subsystem design hierarchy. Without this argument, the command will only get pins from the top of the subsystem design, or from the current subsystem instance. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical name. For instance, searching for /bridge\_1/\* searches each level of the hierarchy for pins with /bridge\_1/ in the name. This may not return the intended results.

**NOTE:** When used with -regexpr, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_bd\_pins based on property values on the block design pins. You can find the properties on an object with the report\_property or list\_property commands. In the case of the block design pins object, "DIR" and "TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the pins connected to the specified IP subsystem interface pins, bd\_intf\_pin, bd\_ cell, or bd\_net.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match IP Integrator subsystem pins against the specified patterns.
You must specify the search pattern using the name convention of <bd\_cell\_name>
/<bd\_pin\_name>. In this case, using the wildcard '\*/\*' would return all of the bd\_pin objects
on all of the bd\_cells in the diagram.

**NOTE:** More than one pattern can be specified to find multiple pins based on different search criteria. You must enclose multiple search patterns in braces {} to present the list as a single element.

## **Examples**

The following example gets a list of pins attached to the specified cell:

```
get bd pins -of [get bd cells new vidOut 1]
```

**NOTE:** If there are no pins matching the pattern, the tool will return a warning.

The following example gets a list of all pins, throughout the hierarchy of the IP Integrator subsystem design, which match the specified name pattern:

```
get bd pins -hierarchical LMB*
```

The following example gets a list of pins attached to the specified subsystem net:

```
get bd pins -of [get bd nets vidout 1 vtg ce]
```

- create bd net
- create bd port
- get bd intf pins
- get\_bd\_intf\_ports
- get\_bd\_pins
- list\_property
- report\_property



# get\_bd\_ports

Get a list of ports .

## **Syntax**

get\_bd\_ports [-regexp] [-filter <arg>] [-of\_objects <args>] [-quiet]
[-verbose] [<patterns>]

#### **Returns**

List of port objects, "" if failed

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-filter]	Filter list with expression
[-of_objects]	One or a list of nets or interface ports objects.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match engine names against patterns Default: *

# **Categories**

**IPIntegrator** 

# Description

Gets a list of port objects in the current IP Integrator subsystem design that match a specified search pattern. The default command gets a list of all ports in the subsystem design.

The external connections in an IP subsystem design are ports, or interface ports. The external connections in an IP Integrator cell, or hierarchical module, are pins and interface pins. Use the get bd pins and get bd intf pins commands to select the pin objects.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_bd\_ports</code> based on property values on the block design ports. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the IP subsystem port object, "DIR", "MODE", and "LOCATION" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the ports connected to the specified IP subsystem
nets returned by get\_bd\_nets, or ports that are part of an interface port as returned by
get bd intf ports.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match ports against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all ports in the subsystem design. More than one pattern can be
specified to find multiple ports based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

## **Examples**

The following example gets the ports connected to the specified IP subsystem net:

```
get bd ports -of objects [get bd nets bridge 1 apb m]
```

**NOTE:** If there are no ports matching the pattern, the tool will return a warning.

- create\_bd\_net
- create\_bd\_port
- get\_bd\_intf\_pins
- get\_bd\_intf\_ports
- get\_bd\_pins
- list\_property
- report\_property



# get\_bel\_pins

Get a list of bel\_pins. If a design is loaded, gets the constructed site type bels.

## **Syntax**

```
get_bel_pins [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Bel\_pin

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the bel_pin of these bels, sites, pins, or nets.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match bel_pin against patterns Default: *

# **Categories**

Object, XDC

# Description

Returns a list of pins on the specified BELs, or matching a specified search pattern.

The default command gets a list of all pins on all BELs on the device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_bel\_pins</code> based on property values on the bel\_pins. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the bel\_pin object, "NAME" and "IS\_INVERTED" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) This option can be used with the get\_bels command to return the pins of specified BELs.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match bel\_pin objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all bel\_pins on the device. More than one search
pattern can be specified to find pins based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns the pins of the specified BELs associated with the specified range of sites on the device:

The following example returns the clock enable (CE) pins of all BELs on the device:

```
get_bel_pins *CE
```

- get\_bels
- get\_sites
- list\_property
- report\_property



# get\_bels

Get a list of bels. If a design is loaded, gets the constructed site type bels.

## **Syntax**

```
get_bels [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Bels

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the bels of these slr, tiles, sites, cells, clock_regions or nets.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match bels against patterns Default: *

# **Categories**

Object, XDC

## Description

Basic Elements, or BELs, are building blocks of logic, such as flip-flops, LUTs, and carry logic, that make up a SLICE. This command returns a list of BELs on the target part that match a specified search pattern in an open design.

The default command gets a list of all BELs on the device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_bels based on property values on the BELs. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the BEL object, "IS\_OCCUPIED" and "TYPE" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the BELs associated with the specified cells, nets, sites, clock\_regions, or slrs.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match BELs against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all BELs on the device. More than one search pattern can
be specified to find BELs based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns the total number of BELs on the target part:

```
llength [get_bels]
```

The following example returns the BELs associated with the specified site:

get\_bels -of\_objects [get\_sites PHASER\_IN\_PHY\_X0Y5]

- get\_sites
- list\_property
- report\_property



# get\_board\_bus\_nets

Gets the list of board bus net objects.

## **Syntax**

```
get_board_bus_nets [-regexp] [-nocase] [-all] [-filter <arg>]
-of objects <args> [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of bus nets in the board

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-all]	Returns all enabled as well as disabled buses
[-filter]	Filter list with expression
-of_objects	Get 'board_bus_net' objects of these types: 'board_bus board_component board_component_pin'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match board net names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

# Description

Gets a list of individual connection bus nets of the specified connection bus object, or the board component or board component pin objects.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)*.



Connection buses define the connections between the Xilinx device (part0) and other components on the board. Bus nets define individual connections of the connection bus.

This command returns a list of connection bus nets, or returns an error if it fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-all - (Optional) Return a list of all connection bus nets defined in Board Interface file of the specified object.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_bus\_nets</code> based on property values on the bus nets. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board bus net object, "BUS", "NAME", and "DELAY" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Required) Get the nets of connection buses of the specified board\_bus, board\_component, or board\_component\_pin objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match board bus nets against the specified search patterns. The
default pattern is the wildcard '\*' which gets a list of all connection bus nets of the specified
objects.

## **Examples**

The following example gets the connection bus nets associated with the specified component of the current board:

get board bus nets -of objects [get board components {\*iic main\*}]

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get boards



# get\_board\_buses

Gets the list of board bus objects.

## **Syntax**

```
get_board_buses [-regexp] [-nocase] [-all] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>...]
```

#### Returns

List of buses in the board

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-all]	Returns all enabled as well as disabled buses
[-filter]	Filter list with expression
[-of_objects]	Get 'board_bus' objects of these types: 'board board_component board_bus_net'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match board bus names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

# **Description**

Gets a list of connection buses defined on the current board, as defined in the Board Interface file.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).



Connection buses define the connections between the Xilinx device (part0) and other components on the board.

This command returns a list of buses, or returns an error if it fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-all - (Optional) Return a list of all connection buses defined in Board Interface file of the current board.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_buses</code> based on property values on the buses. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board bus object, "COMPONENT\_1", "COMPONENT\_2", and "DELAY" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the connection buses of the specified board, board\_component, or board\_bus\_net objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match board buses against the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all connection buses defined on the current board.

## **Examples**

The following example gets the connection buses associated with the specified component of the current board:

get\_board\_buses -of\_objects [get\_board\_components sgmii]

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get boards



# get\_board\_component\_interfaces

Gets the list of interfaces in the board components that implement busdef specified by VLNV.

## **Syntax**

```
get_board_component_interfaces [-regexp] [-nocase] [-all] [-filter
<arg>] [-of objects <args>] [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of bus interfaces

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-all]	Returns all enabled as well as disabled interfaces
[-filter]	Filter list with expression
[-of_objects]	Get 'board_component_interface' objects of these types: 'board board_component'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match Bus Interface names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

# Description

Gets a list of interfaces defined on the components found on the current board, as defined in the Board Interface file.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, defined components and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)*.



The component interface defines related groups of signals that are found on a component, or a component mode.

This command returns a list of component interfaces, or returns an error if it fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-all - (Optional) Return a list of all component interfaces defined in the Board Interface file of the current board.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_component\_interfaces</code> based on property values on the component interfaces. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the component interface object, "NAME" and "BUSDEF\_NAME" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the component interfaces of the specified board, or board\_component objects.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match component interfaces against the specified search patterns.
The default pattern is the wildcard '\*' which gets a list of all component interfaces defined
on the current board.

## **Examples**

The following example gets the component interfaces defined in the Board Interface file for the specified board component:

```
get_board_component_interfaces -of_objects [get_board_components *part0*]
```

The following example gets the component interfaces defined in the Board Interface file, and then uses that information to create interfaces in the current project:

```
#Get and Create Interfaces for I/O Ports
foreach x [get_board_component_interfaces] {
  create interface $x }
```

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get boards



# get\_board\_component\_modes

Gets the list of component mode objects.

## **Syntax**

```
get_board_component_modes [-regexp] [-nocase] [-all] [-filter <arg>]
-of objects <args> [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of component modes in the board

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-all]	Returns all enabled as well as disabled interfaces
[-filter]	Filter list with expression
-of_objects	Get 'board_component_mode' objects of these types: 'board_component'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match board component modes against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## Description

Gets a list of various component modes defined on the current board, as defined in the Board Interface file.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).



The component mode defines various modes of operations that the components on a board may have, and the interfaces and preferred IP of those modes.

This command returns a list of component modes, or returns an error if it fails.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-all - (Optional) Return a list of all component modes defined in the Board Interface file of the current board.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_component\_modes</code> based on property values on the component modes. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the component mode object, "NAME" and "INTERFACES" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Required) Get the component modes of the specified board\_components.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match component modes against the specified search patterns.
The default pattern is the wildcard '\*' which gets a list of all component modes defined on
the specified board components.

## **Examples**

The following example gets the component modes defined in the Board Interface file of the specified board:

get board component modes -of objects [get board components \*part0\*]

- current board
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get\_boards



# get\_board\_component\_pins

Gets the list of board\_part pins object.

## **Syntax**

```
get_board_component_pins [-regexp] [-nocase] [-filter <arg>]
-of objects <args> [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of pins in the board\_part

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
-of_objects	Get 'board_component_pin' objects of these types: 'board_component board_bus_net'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match board component pin names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## **Description**

Gets a list of individual board component pins of the specified board component object of the current\_board.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)*.

Board components define the list of components found on the board defined by the Board Interface file. Component pins enumerate the individual pins of the component.



This command returns a list of component pin objects, or returns an error if it fails.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_component\_pins</code> based on property values on the component pins. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board component pin object, "NAME", "IOSTANDARD", and "PIN\_INDEX" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Required) Get the component pins of the specified board\_bus\_net, or board\_component objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match board component pins against the specified search patterns.
The default pattern is the wildcard '\*' which gets a list of all component pins of the specified objects.

# **Examples**

The following example gets the component pins associated with the specified Xilinx device (part0) component object of the current board:

get\_board\_component\_pins -of\_objects [get\_board\_components \*part0\*]

- current\_board\_part
- get\_board\_buses
- get\_board\_components
- get\_board\_part\_interfaces
- get\_board\_parts
- get\_boards



# get\_board\_components

Get the list of components available in the board.

## **Syntax**

```
get_board_components [-regexp] [-nocase] [-all] [-filter <arg>]
[-of objects <args>] [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of component objects

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-all]	Returns all enabled as well as disabled components
[-filter]	Filter list with expression
[-of_objects]	Get 'board' objects of these types: 'board board_bus board_component_pin'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match component names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

# Description

Gets a list of components defined on the current board, as defined in the Board Interface file.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

This command returns a list of components, or returns an error if it fails.



## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-all - (Optional) Return a list of all components defined in Board Interface file of the current board.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_components</code> based on property values on the components. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board component object, "COMPONENT\_NAME", "TYPE", and "DESCRIPTION" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the components of the specified boards, board\_buses, or board\_component\_pins.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match board components against the specified search patterns. The
default pattern is the wildcard '\*' which gets a list of all board components defined on the
current board.

# **Examples**

The following example gets the components defined in the Board Interface file of the specified board:

get\_board\_components -of\_objects [get\_boards zed]

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get\_boards



# get\_board\_interface\_ports

Gets the list of interface ports object.

### **Syntax**

```
get_board_interface_ports [-regexp] [-nocase] [-filter <arg>]
-of_objects <args> [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of ports in the given interface

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
-of_objects	Get 'board_component_pin' objects of these types: 'board_component_interface board_component_pin'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match interface port names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## **Description**

Gets a list of various physical ports assigned to the component interfaces defined on the current board, as defined in the Board Interface file. The interface ports can be returned from component interfaces as specified by the <code>get\_board\_component\_interfaces</code> command, or from the component pins returned by <code>get\_board\_component\_pins</code>.

The Board Interface file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).



In the Board Interface file, a component interface includes a map of the logical ports, that are defined in the interface file, with a physical port that relates to the component pin or pins on the Xilinx device (part0).

This command returns a list of the physical ports of the specified component interface, or returns an error if it fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

- -nocase (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.
- -all (Optional) Return a list of all component interfaces defined in the Board Interface file of the current board.
- -filter (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_interface\_ports</code> based on property values on the interface ports. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the interface port object, "LOGICAL\_NAME" and "DIRECTION" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Required) Get the physical interface ports of the specified board component interface, or board component pin objects.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match physical interface ports against the specified search patterns.
The default pattern is the wildcard '\*' which gets a list of all component interface ports defined
on the specified object.

## **Examples**

The following example gets the board interface ports defined in the Board Interface file for the specified board component:

```
get_board_interface_ports -of_objects \
    [get_board_component_interfaces *gmii*]
```

- current\_board\_part
- get\_board\_component\_interfaces
- get\_board\_component\_pins
- get\_board\_components
- get\_boards



# get\_board\_ip\_preferences

Gets the list of ip preference objects.

## **Syntax**

```
get_board_ip_preferences [-regexp] [-nocase] [-filter <arg>]
-of objects <args> [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of ip preferences for the component

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
-of_objects	Get 'ip_preference' objects of these types: 'board_component_mode board_component_interface'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match ip preferences against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## **Description**

Gets a list of IP preferences defined on the current board, as defined in the Board Interface file.

The board file, <code>board.xml</code> located in the <code>data/boards</code> folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the <code>Vivado Design Suite User Guide: System-Level Design Entry (UG895)</code>.

IP preferences define the preferred IP to connect a component interface to in the Board Interface file.



This command returns a list of preferred IP for specified component interfaces, or component modes, or returns an error if it fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_ip\_preferences</code> based on property values on the <code>ip\_preference</code> objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the <code>ip\_preference</code> object, "<code>IP\_NAME</code>" and "<code>IP\_VENDOR</code>" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Required) Get the preferred IP of the specified board\_component\_mode or board\_component\_interface objects.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match preferred IP against the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all IP preferences defined for the specified
component mode or component interface.

# **Examples**

The following example gets the IP preferences of the specified component interfaces:

```
get_board_ip_preferences -of_objects \
    [get_board_component_interfaces *clock*]
```

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get\_boards



# get\_board\_jumpers

Gets the list of board jumper objects.

## **Syntax**

```
get_board_jumpers [-regexp] [-nocase] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of jumpers in the board

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-of_objects]	Get 'board_jumper' objects of these types: 'board'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match jumper names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## **Description**

Gets a list of jumpers defined on the current board, as defined in the Board Interface file.

The board file, <code>board.xml</code> located in the <code>data/boards</code> folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the <code>Vivado Design Suite User Guide: System-Level Design Entry (UG895)</code>.

The jumpers defined in the board file can be used to enable specific component modes and interfaces of the board.

This command returns a list of jumpers, or returns an error if it fails.



## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_jumpers</code> based on property values on the jumpers. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board jumper object, "NAME" and "CURRENT\_VALUE" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of objects <args> - (Optional) Get the jumpers of the specified boards.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match board jumpers against the specified search patterns. The
default pattern is the wildcard '\*' which gets a list of all board jumpers defined on the current
board.

## **Examples**

The following example gets the jumpers defined in the Board Interface file of the specified board:

get\_board\_jumpers -of\_objects [get\_boards kc705]

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get\_boards



# get\_board\_parameters

Gets the list of board parameter objects.

## **Syntax**

get\_board\_parameters [-regexp] [-nocase] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>...]

#### Returns

List of parameters in the board

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-of_objects]	Get 'board_parameter' objects of these types: 'board board_component board_component_interface'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match parameter names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

# Description

Gets a list of parameters defined on the current board, as defined in the Board Interface file.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

The parameters defined in the board file specify custom or user-defined characteristics of the board.

This command returns a list of board parameters, or returns an error if it fails.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_parameters</code> based on property values on the parameter objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board parameter object, "NAME", "VALUE", and "VALUE\_TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the parameters of the specified boards, board components, or board component interfaces.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match board parameters against the specified search patterns. The
default pattern is the wildcard '\*' which gets a list of all board parameters defined on the
current board.

# **Examples**

The following example gets the parameters defined in the Board Interface file of the current board:

get\_board\_parameters

- current\_board\_part
- get\_board\_buses
- get\_board\_part\_interfaces
- get\_board\_parts
- get\_boards



# get\_board\_part\_interfaces

Gets the list of interfaces in the board\_part that implement busdef specified by VLNV.

## **Syntax**

```
get_board_part_interfaces [-regexp] [-nocase] [-filter <arg>]
[-of objects <args>] [-quiet] [-verbose] [<patterns>...]
```

#### Returns

List of bus interfaces

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-of_objects]	Get 'board_component_interface' objects of these types: 'board board_component'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match Bus Interface names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## Description

Gets a list of interfaces defined on the Xilinx device, or current board part as defined by the BOARD\_PART property, on the board in use by the current project or open design.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)*.

The board part provides a representation of the Xilinx device in the context of the board-level system, and is represented by the part0 component in the Board Interface file. The current\_board\_part command returns the board part in use by the current project.



The interfaces defined on the current board part define related groups of signals that can be used to quickly connect the elements of a block design in Vivado IP integrator, or configure IP from the Xilinx IP catalog. The interfaces available on the <code>current\_board\_part</code> can be used to define the interfaces required in an IP subsystem design, using <code>create\_bd\_interface\_port</code> or <code>create\_bd\_port</code>. It can also be used to define the interfaces available in the overall FPGA design using <code>create\_interface</code> and <code>create\_port</code>.

This command returns a list of available interfaces on the current board part, or returns an error if it fails.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_board\_part\_interfaces based on property values on the interfaces. You can find the properties on an object with the report property or list property commands. For example:

```
report property -all [get board part interfaces ddr3*]
```

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the interfaces of the specified board objects, as returned by the get\_boards command, or board components as returned by get board components.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match available board part interfaces against the specified search patterns. The default pattern is the wildcard '\*' which gets a list of all interfaces available for use in the current project or design. More than one pattern can be specified to find multiple interfaces based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

# **Examples**

The following example gets a list of all interfaces defined on the current board part:

join [get\_board\_part\_interfaces] \n

- create interface
- current\_board\_part
- current\_project
- get\_boards
- get\_board\_components
- get\_board\_part\_pins
- get\_board\_parts



# get\_board\_part\_pins

Gets the list of board\_part pins object.

## **Syntax**

get\_board\_part\_pins [-regexp] [-nocase] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>...]

#### Returns

List of pins in the board\_part

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-of_objects]	Get 'board_component_pin' objects of these types: 'board_component_interface board_interface_port'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	match board_part pin names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Board

## Description

Gets a list of component pin objects on the current board part in use by the current project or design.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

The board part provides a representation of the Xilinx device in the context of the board-level system, and is represented by the part0 component in the Board Interface file. The current board part command returns the board part in use by the current project.



The board part pin represents the component pin of an implemented interface on the Xilinx device. The component pin includes properties like LOC, IOSTANDARD, and SLEW. Board part pins can be scalar or vector, so it is always represented as bitwise.

The board part pins can be used to define and place PORTS in the top-level FPGA design, using the create port and set property PACKAGE PIN commands.

This command returns a list of component pins, or returns an error if it fails.

#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_board\_part\_pins based on property values on the board part pins. You can find the properties on an object with the report property or list property commands. For example:

```
report property [get board part pins RESET]
```

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the pin assignments of the specified board component interface objects, or board interface ports for the current board part.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match available board part pins against the specified search patterns.
The default pattern is the wildcard '\*' which gets a list of all board part pins available for use
in the current project or design. More than one pattern can be specified to find multiple
interfaces based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

# **Examples**

This example returns the physical pins of the specified board part interface:

```
get board part pins -of [get board part interfaces push buttons 5bits]
```

The following example assigns the PACKAGE\_PIN and IOSTANDARD properties on the specified port in the current design according to the properties on the leds\_8bits pins in the current board:

```
set_property PACKAGE_PIN [get_property LOC \
        [get_board_part_pins leds_8bits_TRI_O[1]]] [get_ports LEDS_n[1]]
set_property IOSTANDARD [get_property IOSTANDARD \
        [get board part pins leds 8bits TRI O[1]]] [get ports LEDS n[1]]
```

The following example gets a list of board part pins assigned to the leds\_8bits board part interface; stores those pins in a Tcl variable \$boardPins, and then prints the LOC property for each of those pins:

```
set boardPins [get_board_part_pins -of \
        [get_board_part_interfaces -filter {NAME == led_8bits}]]
foreach pin $boardPins {puts "The location of $pin is: \
        [get_property LOC $pin]"}
The location of leds_8bits_tri_o[0] is: AB8
The location of leds_8bits_tri_o[1] is: AA8
The location of leds_8bits_tri_o[2] is: AC9
The location of leds_8bits_tri_o[3] is: AB9
The location of leds_8bits_tri_o[4] is: AE26
The location of leds_8bits_tri_o[5] is: G19
The location of leds_8bits_tri_o[6] is: E18
The location of leds_8bits_tri_o[7] is: F16
```



- create\_interface
- current\_board\_part
- current\_project
- get\_board\_part\_interfaces
- get\_board\_parts



# get\_board\_parts

Get the list of board\_part available in the project.

## **Syntax**

```
get_board_parts [-regexp] [-nocase] [-latest_file_version]
[-latest_hw_revision] [-filter <arg>] [-quiet] [-verbose]
[<patterns>...]
```

#### **Returns**

List of board\_part objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-latest_file_version]	Show only latest board parts by file version
[-latest_hw_revision]	Show only latest board parts by board revision
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match Board Part names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Project, XPS, Board

## **Description**

Gets a list of available board parts in the board repository, as defined by the Board Interface files available for use by the current project or design.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).



The board part provides a representation of the Xilinx device in the context of the board-level system, and is represented by the part0 component in the Board Interface file. The current\_board\_part command returns the board part in use by the current project. Refer to the current\_board\_part command for the different methods of defining the board in use.

This command returns the list of available Xilinx devices (part0) in the Board Interface files defined in the current board repository, or returns an error if it fails.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-latest\_file\_version - (Optional) Return the board parts defined in the latest version of the Board Interface file. There can be multiple versions of the Board Interface file. This option returns the board parts in the latest version only. Refer to the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)* for more information on the Board Interface file.

-latest\_hw\_revision - (Optional) Return the board parts defined in the latest compatible hardware revision of the board represented in the Board Interface file. The board Interface file can represent multiple compatible revisions of boards. This option only returns the latest revision.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_board\_parts</code> based on property values on the board parts. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the board part object, "NAME", "PART\_NAME", and "BOARD\_NAME" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

get pins \* -filter {DIRECTION == IN && NAME !~ "\*RESET\*"}



Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match board parts against the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all board parts available for use in the project. More
than one pattern can be specified to find multiple boards based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns the board parts matching the specified filter search pattern:

```
get board parts -filter {BOARD NAME=~z*}
```

The following example returns all board parts matching the specified search patterns:

```
get board parts {*av* *kc*}
```

- current\_board\_part
- get\_board\_part\_interfaces
- get\_board\_part\_pins
- list\_property
- report\_property
- set\_property



# get\_boards

Get the list of boards available in the project.

## **Syntax**

```
get_boards [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of board objects

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-of_objects]	Get 'board' objects of these types: 'board_component'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match Board names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Project, Board

## **Description**

Gets a list of evaluation boards available for use by the current project.

The board file, board.xml located in the data/boards folder of the Vivado Design Suite installation area, stores information regarding board attributes. The board provides a representation of the overall system that the Xilinx device is a part of, and can help define key aspects of the design, such as clock constraints, I/O port assignments, and supported interfaces. You can create custom boards by defining a custom Board Interface file, as described in the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

The board in use by the project is returned by the current board part command.



The board can be specified:

- When the project is created by selecting Boards from the Default Part dialog box.
- By setting the BOARD property on the current project as shown in the example.
- By selecting the Project Device in the Project Settings dialog box in an open project in the Vivado IDE.

Refer to the *Vivado Design Suite User Guide: System-Level Design Entry (UG895)* for information on creating projects, and on configuring project settings.



**IMPORTANT:** When you specify the board with the <code>set\_property</code> command, the target part is also changed to match the part required by the specified BOARD property.

This command returns a list of boards that are available for use by the current project, or returns an error if it fails.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_boards based on property values on the boards. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the board object, "NAME", "DEVICE", and "FAMILY" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

get pins \* -filter {DIRECTION == IN && NAME !~ "\*RESET\*"}



Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-of\_objects <args> - (Optional) Get the boards of the specified board\_component objects
as returned by get board components.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match boards against the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all boards available for use in the project. More
than one pattern can be specified to find multiple boards based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

# **Examples**

The following example reports the properties of the specified evaluation board:

```
report property [get boards -filter {LIBRARY NAME==artix7}]
```

The following example returns all boards matching the specified search patterns:

```
get boards {*ar* *kc*}
```

- current\_board\_part
- list\_property
- report\_property
- set property



# get\_cells

Get a list of cells in the current design.

## **Syntax**

```
get_cells [-hsc <arg>] [-hierarchical] [-regexp] [-nocase]
[-filter <arg>] [-of_objects <args>] [-match_style <arg>]
[-include replicated objects] [-quiet] [-verbose] [<patterns>]
```

#### Returns

List of cell objects

# **Usage**

Name	Description
[-hsc]	Hierarchy separator Default: /
[-hierarchical]	Search level-by-level in current instance
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get cells of these pins, timing paths, nets, bels, clock regions, sites, or drc violations
[-match_style]	Style of pattern matching Default: sdc Values: ucf, sdc
[-include_replicated_objects]	Include replicated objects when searching for patterns. This option is valid only when patterns is specified.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match cell names against patterns Default: *

# **Categories**

SDC, XDC, Object

## **Description**

Gets a list of cell objects in the current design that match a specified search pattern. The default command returns a list of all cells in the current\_instance of the open design, as specified by the current\_instance command.



You can use the -hierarchical option to extract cells from the hierarchy of the current design.

The <code>get\_cells</code> command also includes an option to get all replicated cells that are added to a design during physical optimization, or <code>phys\_opt\_design</code>. The use of the <code>-include\_replicated\_objects</code> option returns the replicated cells of an object when the original cell is returned. You can use this option to ensure that constraints or properties that are applied to a cell are also applied to its replicated cells.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-hsc <arg> - (Optional) Set the hierarchy separator. The default hierarchy separator is '/'.

-hierarchical - (Optional) Get cells from all levels of the design hierarchy starting from the level of the current\_instance, or from the top of the current design. Without this argument, the command will only get cells from the current\_instance of the design hierarchy. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical cell name. For instance, searching for U1/\* searches each level of the hierarchy for instances with U1/ in the name. This may not return the intended results. This is illustrated in the examples below.



**IMPORTANT:** When used with -regexp, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_cells based on property values on the cells. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "cell" object, "IS\_PARTITION", "IS\_PRIMITIVE" and "IS\_LOC\_FIXED" are some of the properties that can be used to filter results.



The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-of\_objects <arg> - (Optional) Get the cells connected to the specified pins, timing paths, nets, bels, clock regions, sites or DRC violation objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-match\_style - (Optional) Indicates that the search pattern matches UCF constraints or SDC constraints. The default is SDC.

-include\_replicated\_objects - (Optional) Include cells that have been added through replication during optimizations. This option is valid only when specified with <patterns>, and returns replicated cell instances that match the pattern. As a default, the get\_cells command does not return replicated cells.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match cells against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all cells in the project. More than one pattern can be specified
to find multiple cells based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.



## **Examples**

The following example uses regular expression to return cells in the BFT example design that match the filter expressions for NAME and REF\_NAME. In the first command the NAME is specified in the search pattern, while the second command filters on the NAME property. These commands return the same results:

```
get_cells -regexp -filter { REF_NAME =~ FD.* } .*validFor.*
get cells -regexp -filter { NAME =~ .*validFor.* && REF NAME =~ FD.* }
```

The following example searches all levels of the hierarchy for cells beginning with cpu, or fft, and joins each cell returned with the newline character to put it on a separate line:

```
join [get cells -hier {cpu* fft*}] \n
```

This example gets a list of properties and property values attached to the second object of the list returned by get\_cells:

```
report property [lindex [get cells] 1]
```

**NOTE:** If there are no cells matching the pattern you will get a warning.

This example prints a list of the library cells instantiated into the design at all levels of the hierarchy, sorting the list for unique names so that each cell is only printed one time:

```
foreach cell [lsort -unique [get_property LIB_CELL [get_cells -hier \
-filter {IS PRIMITIVE==1}]]] {puts $cell}
```

The following example demonstrates the effect of -hierarchical searches, without and with -regexp:

```
get_cells -hierarchical *mmcm*
    mmcm_replicator_inst_1
    mmcm_replicator_inst_1/mmcm_stage[0].mmcm_channel[0].mmcm
get_cells -hierarchical -regexp .*mmcm.*
    mmcm_replicator_inst_1
    mmcm_replicator_inst_1/mmcm_stage[0].mmcm_channel[0].mmcm
    mmcm_replicator_inst_1/mmcm_stage[0].mmcm_channel[0].mmcm/GND
    mmcm_replicator_inst_1/mmcm_stage[0].mmcm_channel[0].mmcm/MMCM_Base
```

**NOTE:** The last two cells (GND and MMCM\_Base) were not returned in the first example (without -regexp) because the cell names do not match the search pattern, as it is applied to each level of the hierarchy.

The following example runs the report\_drc command on the current design, and returns any cells associated with DRC violations:

```
report_drc -name drc_1
get cells -of objects [get drc violations]
```

- current\_instance
- get\_lib\_cells
- get nets
- get\_pins
- list\_property
- phys\_opt\_design
- report\_drc
- report\_property





# get\_cfgmem\_parts

Get a list of cfgmem\_parts available in the software.

## **Syntax**

```
get_cfgmem_parts [-regexp] [-nocase] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>]
```

#### Returns

List of cfgmem\_part objects

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get 'cfgmem_part' objects of these types: 'part hw_device'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'cfgmem_part' objects against patterns. Default: *

# **Categories**

Hardware, Object

## **Description**

Get a list of configuration flash memory devices supported by the Vivado Design Suite or Vivado Lab Edition.

Xilinx® FPGAs can be configured from an external nonvolatile memory device, or they can be configured by an external smart source, such as a microprocessor, DSP processor, microcontroller, PC, or board tester. The two configuration datapaths include a serial datapath that is used to minimize the device pin requirements for configuration, and a parallel 8-bit, 16-bit, or 32-bit datapath used for higher performance or link to industry-standard interfaces ideal for external data sources like processors, or x8- or x16-parallel flash memory.

The process whereby the design specific data is loaded or programmed into the Xilinx FPGA is called configuration. The <code>create\_hw\_cfgmem</code> command defines a flash memory device used for configuring and booting the hardware device.



After the hw\_cfgmem object is created, and associated with the hw\_device, the configuration memory can be programmed with the bitstream and other data from a memory configuration file created with the write\_cfgmem command. The hw\_cfgmem object is programmed using the program hw cfgmem command.

The configuration memory part can be used to define the hardware configuration memory in the Hardware Manager of the Vivado Design Suite, to enable programming and debugging the design in the FPGA hardware. Use the <code>create\_hw\_cfgmem</code> command to define the configuration memory for use with the current hardware device.

This command returns a list of cfgmem\_part objects that match the specified search criteria, or returns an error if it fails.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_cfgmem\_parts</code> based on property values on the cfgmem\_parts objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "cfgmem\_part" object, "COMPATIBLE\_PARTS", "DATA\_WIDTH", and "MEM\_DENSITY" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get_pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```





-of\_objects <arg> - (Optional) Get the cfgmem\_parts of the specified part or hw\_device objects.



**IMPORTANT:** The Vivado Lab Edition does not support part objects, and only supports hw\_device objects. The part or hw\_device objects must be specified as objects returned by get\_parts, get\_hw\_devices, or current\_hw\_device commands, rather than specified by name.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match cfgmem\_parts against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all cfgmem\_parts currently available in the
Vivado Design Suite.

# **Example**

The following example gets the cfgmem parts compatible with the current hw\_device:

```
get_cfgmem_parts -of_objects [current_hw_device]
```

The following example gets the cfgmem\_part compatible with the target part, filtered to return only the cfgmem\_parts with more than a specified amount of memory:

get\_cfgmem\_parts -of [get\_parts [get\_property PART [current\_hw\_device]]] \
-filter {MEM\_DENSITY > 128}

- create\_hw\_cfgmem
- current\_hw\_device
- delete\_hw\_cfgmem
- get\_parts
- get\_property
- program\_hw\_cfgmem
- set\_property
- write\_cfgmem



# get\_clock\_regions

Get the clock regions for the current device.

## **Syntax**

```
get_clock_regions [-regexp] [-nocase] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Clock\_regions

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions.
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified).
[-filter]	Filter list with expression
[-of_objects]	Get the clock_regions of these tiles, sites, slrs, cells, or package bank
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match objects' name against patterns. Default: *

# **Categories**

#### Object

## **Description**

Gets a list of clock regions on the target part that match a specified search pattern. The default command gets a list of all clock regions on the device in an open design.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_clock\_regions based on property values on the clock regions. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the clock region object, "COLUMN\_INDEX", "HIGH\_X", and "LOW\_X" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-of\_objects <args> - (Optional) Get the clock regions of the SLRs that the clock region is part of using the get\_slrs command. Or get the clock\_regions that the specified tiles, device sites, I/O banks, or cells are assigned to.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match clock regions against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all clock regions on the device. More than one
search pattern can be specified to find clock regions based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns the clock regions matching the search pattern:

```
get clock regions X0*
```

The following example returns the clock regions filtered by the specified property:

```
get clock regions -filter {LOW X==0}
```

**NOTE:** These two examples return the same set of clock regions.

The following example returns the clock regions that the specified ILA debug core trigger is assigned to, or placed in:

```
get_clock_regions -of_objects [get_cells -hierarchical basic_trigger*]
```

- get\_sites
- list\_property
- report\_property



# get\_clocks

Get a list of clocks in the current design.

## **Syntax**

get\_clocks [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>]
[-match\_style <arg>] [-include\_generated\_clocks] [-quiet] [-verbose]
[<patterns>]

#### **Returns**

List of clocks

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get clocks of these pins, nets, or cells
[-match_style]	Style of pattern matching, valid values are ucf, sdc Default: sdc
[-include_generated_clocks]	Include auto-inferred/generated_clocks also.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match clock names against patterns Default: *

# **Categories**

SDC, XDC, Object

# **Description**

Gets a list of clocks in the current design that match a specified search pattern. The default command gets a list of all clocks in the design, like the all\_clocks command.

Clocks can be created using the <code>create\_clock</code> or the <code>create\_generated\_clock</code> commands, or can be automatically generated by the tool, at the output of an MMCM for instance.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

## **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_clocks based on property values
on the clocks. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the clock object, "PERIOD", "WAVEFORM", and
"IS\_GENERATED" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS_LOC_FIXED}
```

-of\_objects <args> - (Optional) Get the clocks connected to the specified cell, pin, port, or net objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.



-match\_style - (Optional) Indicates that the search pattern matches UCF constraints or SDC constraints. The default is SDC.

-include\_generated\_clocks - (Optional) Returns all clocks, including generated clocks that match the specified pattern. This argument should be used when clock <patterns> are specified in order to return generated clocks of the specified master clocks.

**NOTE:** You can get just the generated clocks with the get generated clocks command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match clocks against the specified patterns. The default pattern is
the wildcard '\*' which gets all clocks in the project. More than one pattern can be specified to
find multiple clocks based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example gets a list of clocks matching the various search patterns:

```
get clocks {*clock *ck *Clk}
```

**NOTE:** If there are no clocks matching the pattern you will get a warning.

The following example gets the master clock object, and all generated clocks derived from that clock:

```
get clocks -include generated clocks wbClk
```

The following example gets all properties and property values attached to the specified clock:

```
report property -all [get clocks wbClk]
```

- all clocks
- create\_clock
- create\_generated\_clock
- get\_generated\_clocks
- list\_property
- report\_property



# get\_debug\_cores

Get a list of debug cores in the current design.

## **Syntax**

```
get_debug_cores [-filter <arg>] [-of_objects <args>] [-regexp]
[-nocase] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of debug\_core objects

## **Usage**

Name	Description
[-filter]	Filter list with expression
[-of_objects]	Get cores of these debug ports or nets
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match debug cores against patterns Default: *

# **Categories**

Object, Debug, XDC

# **Description**

Gets a list of Vivado Lab Edition debug cores in the current project that match a specified search pattern. The default command gets a list of all debug cores in the project.

Debug cores are added to the project with the <code>create\_debug\_core</code> command. When a ILA debug core (labtools\_ila\_v3) is added to the project, it is contained within a Debug Hub core (labtools\_xsdbmasterlib\_v2), and includes a CLK port and a PROBE port as a default. Additional ports can be added to the debug core with the use of the <code>create debug port</code> command.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_debug\_cores</code> based on property values on the debug cores. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the ILA debug cores associated with the specified debug ports, or nets.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match debug cores against the specified patterns. The default
pattern is the wildcard '\*' which gets all debug cores. More than one pattern can be specified
to find multiple debug cores based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following command gets a list of the Vivado Lab Edition debug cores in the current project:

get debug cores

**NOTE:** A Debug Hub core is returned as one of the debug cores in the project. You cannot directly create this core, but it is automatically added by the tool when you add any ILA cores to the project.

The following example gets the properties of the specified debug core:

report\_property [get\_debug\_cores myCore]

- create\_debug\_core
- create\_debug\_port
- get\_debug\_ports
- list\_property
- report\_property
- set\_property



# get\_debug\_ports

Get a list of debug ports in the current design.

## **Syntax**

```
get_debug_ports [-filter <arg>] [-of_objects <args>] [-regexp]
[-nocase] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of debug\_port objects

## **Usage**

Name	Description
[-filter]	Filter list with expression
[-of_objects]	Get ports of these debug cores
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match debug ports against patterns Default: *

# **Categories**

Object, Debug, XDC

# **Description**

Gets a list of ports defined on ILA debug cores in the current project that match a specified search pattern. The default command gets a list of all debug ports in the project.

Debug ports are defined when ILA debug cores are created with the <code>create\_debug\_core</code> command. Ports can be added to existing debug cores with the <code>create\_debug\_port</code> command.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



## **Arguments**

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_debug\_ports</code> based on property values on the debug ports. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the debug\_port object, "PORT\_WIDTH", and "MATCH\_TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the ChipScope debug ports associated with the specified debug cores.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match debug ports against the specified patterns. The default
pattern is the wildcard '\*' which gets all debug ports. More than one pattern can be specified
to find multiple debug ports based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following command gets a list of the ports from the ILA debug cores in the current project, with a PORT\_WIDTH property of 8:

```
get debug ports -filter {PORT WIDTH==8}
```

The following example gets the properties attached to the specified debug port:

```
report property [get debug ports myCore/PROBE1]
```

**NOTE:** The debug port is defined by the core\_name/port\_name combination.

- create\_debug\_core
- create\_debug\_port
- list\_property
- report\_property



# get\_designs

Get a list of designs in the current project.

#### **Syntax**

get\_designs [-regexp] [-nocase] [-filter <arg>] [-quiet] [-verbose]
[<patterns>]

#### **Returns**

List of design objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match design names against patterns Default: *

# **Categories**

Object

### **Description**

Gets a list of open designs in the current project that match a specified search pattern. The default command gets a list of all open designs in the project.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_designs</code> based on property values on the designs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "design" object, "CONSTRSET", and "PART" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match designs against the specified patterns. The default pattern is
the wildcard '\*' which gets all designs. More than one pattern can be specified to find multiple
designs based on different search criteria.



# **Examples**

The following example gets all open designs in the current project:

get\_designs

The following example gets the assigned properties of an open design matching the search pattern:

report\_property [get\_designs r\*]

**NOTE:** If there are no designs matching the pattern you will get a warning.

#### See Also

report\_property



# get\_drc\_checks

Get a list of DRC rule check objects.

#### **Syntax**

```
get_drc_checks [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-abbrev <arg>] [-ruledecks <args>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of DRC rule\_check objects

#### **Usage**

Name	Description
[-of_objects]	Get 'rule_check' objects of these types: 'drc_ruledeck'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-abbrev]	Get the largest ID for this abbrev
[-ruledecks]	Containers of Report DRC rule checks Default: default
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'rule_check' objects against patterns. Default: *

## **Categories**

DRC, Object

# Description

Gets a list of the currently defined DRC checks. This list includes both factory defined design rule checks, and user-defined checks created by the create drc check command.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-of\_objects <args> - (Optional) Get the design rule checks associated with a rule deck object. The ruledeck object must be specified by the get drc ruledecks command.

**NOTE:** -of objects cannot be used with a search <pattern>.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of rule checks returned by <code>get\_drc\_checks</code> based on property values on the rule checks. You can find the properties on an object with the <code>report\_property</code> or <code>list property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-abbrev <arg> - (Optional) Get the design rule checks associated with the specified rule name or abbreviation.

-ruledecks <args> - (Optional) Get the design rule checks associated with the specified rule decks.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match design rule checks against the specified patterns. The default
pattern is the wildcard '\*' which gets all rule checks. More than one pattern can be specified to
find multiple rule checks based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following command gets a list of all AVAL design rule checks:

```
get drc checks AVAL*
```

The following example gets the checks associated with the specified rule deck:

get drc checks -of objects [get drc ruledecks placer checks]

- create\_drc\_check
- get\_drc\_ruledecks
- list\_property
- report\_drc
- report\_property



# get\_drc\_ruledecks

Get a list of DRC rule deck objects.

#### **Syntax**

get\_drc\_ruledecks [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Drc ruledeck

#### **Usage**

Name	Description
[-of_objects]	Get 'drc_ruledeck' objects of these types: 'rule_check'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'drc_ruledeck' objects against patterns. Default: *

## **Categories**

DRC, Object

## **Description**

Gets a list of currently defined rule decks for use with the report drc command.

A rule deck is a collection of design rule checks grouped for convenience, to be run at different stages of the FPGA design flow, such as during I/O planning or placement. The tool comes with a set of factory defined rule decks, but you can also create new user-defined rule decks with the <code>create\_drc\_ruledeck</code> command, and add checks to the rule deck using the add <code>drc checks command</code>.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-of\_objects <args> - (Optional) Get the DRC ruledeck object of the associated rule check objects.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_drc\_ruledecks</code> based on property values on the rule decks. You can find the properties on an object with the <code>report\_property</code> or <code>list property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match rule decks against the specified patterns. The default pattern
is the wildcard '\*' which gets all rule decks. More than one pattern can be specified to find
multiple rule decks based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.



# **Examples**

The following example gets a list of rule decks defined in the current project:

```
get drc ruledecks
```

The following example lists each of the checks associated with the placer\_checks rule deck on a separate line:

```
foreach rule [get_drc_checks -of_objects \
     [get_drc_ruledecks placer_checks]] {puts $rule}
```

- add\_drc\_checks
- create\_drc\_ruledeck
- list\_property
- report\_drc
- report\_property



# get\_drc\_violations

Get a list of DRC violations from a previous report\_drc run.

#### **Syntax**

```
get_drc_violations [-name <arg>] [-regexp] [-filter <arg>] [-nocase]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of DRC violation objects

#### **Usage**

Name	Description
[-name]	Get the results with this name
[-regexp]	Patterns are full regular expressions
[-filter]	Filter list with expression
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match drc_violations against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

## **Categories**

DRC, Object

#### **Description**

Gets a list of violation objects found in the design when the report\_drc command is run. Violation objects are created at the time DRC is run, either by the internal design rule checks provided by the Vivado tools, or created by the create\_drc\_violation command in user-defined DRC checks. The properties of individual violation objects can be queried using report property or list property commands for details of the violation.

Violation objects are associated with the cells, nets, pins, or ports in the current design, or sites on the current device. The design objects associated with a DRC violation object can be obtained using the <code>-of\_objects</code> option of the appropriate <code>get\_\*</code> command, such as <code>get\_cells</code>, or <code>get\_nets</code> for instance.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-name <arg> - (Optional) Get the violations associated with the named DRC result set. In this case the report drc command must have been run with the -name option.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_drc\_violations</code> based on property values on the violations. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match violations against the specified patterns. The default pattern
is the wildcard '\*' which gets all violations. More than one pattern can be specified to find
multiple violations based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

#### **Examples**

The following example reports the DRC violations found in the current design, then returns a list of all those violations:

```
report_drc
get_drc_violations
```

The following example gets the properties of the specified DRC violation:

```
report_property [lindex [get_drc_violations] 0]
```

The following example returns the list of violations in the specified DRC report of the current design, and then returns the ports associated with any violations of the unspecified I/O Standard rule (NSTD):

```
get_drc_violations -name drc_1
get_ports -of_objects [get_drc_violations -name drc_1 NSTD*]
```

- create\_drc\_check
- create\_drc\_violation
- get\_cells
- get\_nets
- get\_pins
- get\_ports
- get\_sites
- report\_drc



# get\_example\_designs

Get a list of example designs.

#### **Syntax**

```
get_example_designs [-regexp] [-nocase] [-filter <arg>] [-quiet]
[-verbose] [<patterns>...]
```

#### **Returns**

List of design objects

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	The patterns to match against Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

## **Categories**

**IPIntegrator** 

### **Description**

The command returns a list of example designs available in the current release of the Vivado Design Suite, or returns an error if it fails.

Example designs can be opened, or instantiated into the Vivado Design Suite, onto specific target hardware devices or boards.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_example\_designs based on property
values on the designs. You can find the properties on an object with the report\_property
or list\_property commands. In the case of the "example design" object, "NAME",
"SUPPORTED\_BOARDS" and "SUPPORTED\_PARTS" are some of the properties that can be
used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match example designs against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all supported example designs.



# **Examples**

The following example returns reports the properties of each of the example designs in the current release:

```
foreach x [get_example_designs] {
puts "******* Design $x ***********
report property -all $x}
```

**NOTE:** The reported properties include the PARTS property which lists the compatible parts for the example design.

#### See Also

instantiate\_example\_design



# get\_files

Get a list of source files.

#### **Syntax**

get\_files [-regexp] [-nocase] [-filter <arg>] [-compile\_order <arg>]
[-used\_in <arg>] [-all] [-of\_objects <args>] [-quiet] [-verbose]
[<patterns>]

#### Returns

List of file objects

## **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-compile_order]	Get files by type and in compilation order (must use with -used_in)
[-used_in]	Get files used in a specific step (must use with -compile_order)
[-all]	Include all internal files.
[-of_objects]	Get 'file' objects of these types: 'file fileset ip reconfigmodule'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match file names against patterns Default: *

## **Categories**

Object, Project

# **Description**

Gets a list of files in the current project that match a specified search pattern. The default command gets a list of all files in the project.



The <code>get\_files</code> command returns a machine readable list of files in the project, in a design, or in a sub-design such as an IP core or block design. You can filter the results returned by <code>get\_files</code> using one of the command arguments such as <code>-of\_objects</code>, <code>-compile\_order</code>, <code>-used in</code>, and <code>-filter</code>.

The <code>-compile\_order</code> and <code>-used\_in</code> options must be used together to return a list of files from the sources or constraints filesets used in synthesis, simulation, <code>OR</code> implementation, sorted according to the order of evaluation by the Vivado tools. The <code>-compile\_order</code> and <code>-used\_in</code> options use complex file ordering rules that can change based on header files, include files, or other language options. You can also filter files returned by <code>get\_files</code> according to the <code>USED\_IN</code> property, using the <code>-filter</code> option instead of the <code>-used\_in</code> option.

You can use the report\_compile\_order command to generate a report of all files in the sources or constraints filesets, used in synthesis, simulation, AND implementation, sorted into different sections.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_files based on property values on the files. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the "file" object, "FILE\_TYPE", and "IS\_ENABLED" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-of\_objects <args> - (Optional) Get the files that are associated with the specified file, fileset, IP, or reconfigmodule objects. The default is to search all filesets. When -compile\_order and -used\_in are specified, the -of\_objects switch will only accept a single fileset, or a single sub-design such as an IP core, Block Design, or DSP design. A sub-design is also known as a composite file.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-compile\_order [ sources | constraints ] - (Optional) Returns the source design files, or the constraint files sorted according to the order of compilation by the Vivado Design Suite.

**NOTE:** This option must be used with the <code>-used\_in</code> option. When specified, the <code>-of objects</code> switch will only accept a single fileset or sub-design.

-used\_in <arg> - (Optional) Accepts one of the enumerated values of the USED\_IN property for files, and returns files matching the specified value. Valid values for this option include the following: synthesis, simulation, or implementation. Refer to the *Vivado Design Suite Properties Reference Guide (UG912)* for information on the USED\_IN property and its supported values.

**NOTE:** This option must be used with the <code>-compile\_order</code> option. When specified, the <code>-of objects</code> switch will only accept a single fileset or sub-design.

-all - (Optional) Returns all of the files in the design, including internal files in support of IP and other objects.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match files against the specified patterns. The default pattern is
the wildcard '\*' which gets all files in the project or of\_objects. More than one pattern can be
specified to find multiple files based on different search criteria.



### **Examples**

The following example returns the VHDL files in the design that are used in simulation:

```
get files -filter {FILE TYPE == VHDL && USED IN =~ simulation*}
```

This example returns the design source files that are used in simulation:

```
get files -compile order sources -used in simulation
```

This example gets a list of files associated with the specified IP core composite file (ip.xci), from the sources 1 fileset that are used in synthesis:

```
get files -compile order sources -used in synthesis -of [get files ip.xci]
```

The following example gets a list of the files found in the sources\_1 and constrs\_1 filesets:

```
get_files -of [get_filesets {sources_1 constrs_1}]
```

**NOTE:** If there are no files matching the pattern you will get a warning.

- report\_compile\_order
- report\_property



# get\_filesets

Get a list of filesets in the current project.

#### **Syntax**

```
get_filesets [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of fileset objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get 'fileset' objects of these types: 'reconfigmodule'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match fileset names against patterns Default: *

## **Categories**

Object, Project

# Description

Gets a list of filesets in the current project that match a specified search pattern. The default command gets a list of all filesets in the project.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_filesets based on property values on the filesets. You can find the properties on an object with the report\_property or list\_property commands. In the case of the fileset object, "DESIGN\_MODE", and "FILESET\_TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match fileset names against the specified patterns. The default
pattern is the wildcard '\*' which gets all filesets. More than one pattern can be specified to
find filesets based on multiple search criteria.



#### **Examples**

The following example returns the source files in the Source Set:

```
get_files -of_objects [get_filesets sources_1]
```

The following example makes project\_2 the active project, and then gets a list of filesets beginning with the letter s or the letter r:

```
current_project project_2
get filesets s* r* -quiet
```

**NOTE:** If there are no filesets matching the pattern, such as r\*, you will get a warning that no filesets matched the specified pattern. However, in the above example the use of -quiet will suppress that warning message.

The following example gets filesets beginning with the letter C, using a case insensitive regular expression:

```
get filesets C.* -regexp -nocase
```

In the above example, constrs\_1 and constrs\_2 constraint sets would be returned if defined in the current project.

- get\_files
- report\_property



# get\_generated\_clocks

Get a list of generated clocks in the current design.

#### **Syntax**

get\_generated\_clocks [-regexp] [-nocase] [-filter <arg>] [-of\_objects
<args>] [-match\_style <arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

List of clocks

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get generated clocks of these pins, ports or nets
[-match_style]	Style of pattern matching, valid values are ucf, sdc Default: sdc
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match generated clock names against patterns Default: *

## **Categories**

XDC, Object

### Description

Gets a list of generated clocks in the current project that match a specified search pattern. The default command gets a list of all generated clocks in the project.

A generated clock can be added to the design using the <code>create\_generated\_clock</code> command, or can be automatically generated by the tool, at the output of an MMCM for instance.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - Filter the results list with the specified expression. The -filter argument
filters the list of objects returned by get\_generated\_clocks based on property values on
the generated clocks. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the generated\_clock object, "DUTY\_CYCLE" and
"MASTER\_CLOCK" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the generated clocks connected to the specified port, pin, or net objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-match\_style - (Optional) Indicates that the search pattern matches UCF constraints or SDC constraints. The default is SDC.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match generated clocks against the specified patterns. The default
pattern is the wildcard '\*' which gets all generated clocks in the project.

#### **Examples**

The following example gets the names of all generated clocks in the current project:

get\_generated\_clocks

- create\_generated\_clock
- get\_clocks
- report\_property



# get\_hierarchy\_separator

Get hierarchical separator character.

#### **Syntax**

get hierarchy separator [-quiet] [-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

SDC, XDC

## Description

Gets the character currently used for separating levels of hierarchy in the design. You can set the hierarchy separator using the set hierarchy separator command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

### **Examples**

The following example gets the currently defined hierarchy separator:

get hierarchy separator



### See Also

set\_hierarchy\_separator



# get\_highlighted\_objects

Get highlighted objects.

#### **Syntax**

get\_highlighted\_objects [-color\_index <arg>] [-rgb <args>] [-color <arg>] [-quiet] [-verbose]

#### Returns

List of highlighted objects

#### **Usage**

Name	Description
[-color_index]	Color index
[-rgb]	RGB color index list
[-color]	Valid values are red green blue magenta yellow cyan and orange
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Object, GUIControl

#### Description

Gets the highlighted objects in the current design open in the Vivado IDE. Objects can be highlighted with the highlight objects command.

You can get all highlighted objects in the design, or specify highlighted objects by color, by color index, or by RGB value.

**NOTE:** This Tcl command works only when Vivado is run in GUI mode.

#### **Arguments**

-color\_index arg - (Optional) Valid values are integers from 1 to 19. Specifies the color index used for highlighting the selected object or objects. The color index is defined by the Highlight category of the **Tools > Options > Themes** command. Refer to the *Vivado Design Suite User Guide: Using the IDE (UG893)* for more information on setting themes.

-rgb args - (Optional) The color used for highlighting objects in the form of an RGB code specified as {R G B}. For instance, {255 255 0} specifies the color yellow.



-color arg - (Optional) The color used for highlighting the specified object or objects. Supported highlight colors are: red, green, blue, magenta, yellow, cyan, and orange.

**NOTE:** White is the color used to display selected objects with the select\_objects command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example gets all the highlighted objects in the current design:

```
get highlighted objects
```

The following example gets the object in the current design that are highlighted in the specified color:

get\_highlighted\_objects -color cyan

- get\_marked\_objects
- get\_selected\_objects
- highlight\_objects
- mark\_objects
- select\_objects



# get\_hw\_axi\_txns

Get a list of hardware AXI transactions.

#### **Syntax**

```
get_hw_axi_txns [-of_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Hw axi txns

#### **Usage**

Name	Description
[-of_objects]	Get 'hw_axi_txn' objects of these types: 'hw_axi'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_axi_txn' objects against patterns. Default: *

# **Categories**

Hardware, Object

### **Description**

Returns the read or write transactions for the specified JTAG to AXI Master core, hw axi object.

The JTAG to AXI Master is a customizable IP core that works as an AXI Master to drive AXI transactions and drive AXI signals that are internal to the hardware device. This IP can be used in Vivado® IP Integrator or can be instantiated in HDL in a Vivado project.

The JTAG-AXI core supports all memory-mapped AXI interfaces, except AXI4-Stream, and supports the AXI-Lite protocol. The AXI interface can be selected as a property of the core. The width of AXI data bus is customizable. This IP can drive any AXI4-Lite or Memory Mapped Slave directly, and can also be connected as the AXI Master to the interconnect. Run-time interaction with this core requires the use of the Vivado logic analyzer feature. Detailed documentation on the IP core can be found in the LogiCORE IP JTAG to AXI Master Product Guide (PG174). A tutorial showing its use can be found in the Vivado Design Suite Tutorial: Programming and Debugging (UG936).



The JTAG to AXI Master core must be instantiated in the RTL code, from the Xilinx IP catalog. AXI transactions are defined as complete READ or WRITE transactions between the AXI master and various slaves.

This command returns a list of hw\_axi\_txn objects on the hw\_device, or returns an error if it fails.

#### **Arguments**

-of\_objects <arg> - (Optional) Return the AXI Master cores of the specified hardware devices. The devices must be specified as objects using the get\_hw\_devices or the current hw device commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_axi\_txns</code> based on property values on the AXI transactions. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_axi\_txn" object, "NAME" and "TYPE" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_axi objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_axis available on the current hardware device.

#### **Example**

The following example gets the ILA debug cores defined on the current hardware device:

```
get hw axi txn -filter {TYPE==WRITE} [get hw axis]
```

- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- reset\_hw\_axi



# get\_hw\_axis

Get a list of hardware AXI objects.

#### **Syntax**

```
get_hw_axis [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Hw axi

#### **Usage**

Name	Description
[-of_objects]	Get 'hw_axi' objects of these types: 'hw_device'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_axi' objects against patterns. Default: *

## **Categories**

Hardware, Object

# **Description**

Returns the JTAG to AXI Master core objects, or hw\_axi objects, defined on the current hardware device.

The JTAG to AXI Master is a customizable IP core that works as an AXI Master to drive AXI transactions and drive AXI signals that are internal to the hardware device. This IP can be used in Vivado® IP Integrator or can be instantiated from the Xilinx® IP catalog into the HDL of a Vivado project. Run-time interaction with this core requires the use of the Vivado logic analyzer feature.



The JTAG-AXI core supports all memory-mapped AXI interfaces, except AXI4-Stream, and supports the AXI-Lite protocol. The AXI interface can be defined as a property of the core. The width of the AXI data bus is customizable. This IP can drive any AXI4-Lite or Memory Mapped Slave directly, and can also be connected as the AXI Master to the interconnect. Detailed documentation on the IP core can be found in the LogiCORE IP JTAG to AXI Master Product Guide (PG174). A tutorial showing its use can be found in the Vivado Design Suite Tutorial: Programming and Debugging (UG936).

AXI cores can be found in the synthesized or implemented design netlist using the get\_debug\_cores command. This will return instances of the debug cores in the design that are related to the hw\_axi objects, and other debug cores on the hw\_device.

This command returns a list of AXI Master core objects, hw\_axis, on the hw\_device, or returns an error if it fails.

#### **Arguments**

-of\_objects <arg> - (Optional) Return the AXI Master cores of the specified hardware devices. The devices must be specified as objects using the get\_hw\_devices or the current hw device commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_axis based on property values on the AXI Master cores. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_axi" object, "NAME" and "PROTOCOL" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_axi objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_axis available on the current hardware device.

#### **Example**

The following example gets the ILA debug cores defined on the current hardware device:

```
get hw axis -of objects [current hw device]
```

- connect\_hw\_server
- current\_hw\_device
- program\_hw\_devices
- set\_property



# get\_hw\_cfgmems

Get a list of hardware cfgmems.

### **Syntax**

get\_hw\_cfgmems [-regexp] [-nocase] [-filter <arg>] [-quiet] [-verbose]
[<patterns>]

### **Returns**

Hardware cfgmems

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_cfgmem' objects against patterns. Default: *

## **Categories**

Hardware, Object

### **Description**

Get a list of hardware configuration memory (hw\_cfgmem) objects created for the current hw device.

Xilinx FPGAs are configured by loading design-specific configuration data, in the form of a bitstream file, into the internal memory of the hw\_device. The hw\_cfgmem defines a flash memory device used for configuring and booting the Xilinx FPGA device. Once the hw\_cfgmem object is created, and associated with the hw\_device, the configuration memory can be programmed with the bitstream and other data using the program\_hw\_cfgmem command.

The hw\_cfgmem object is associated with the specified hw\_device object through the PROGRAM.HW\_CFGMEM property on the device object. The <code>get\_hw\_cfgmems</code> command lets you work with the hw\_cfgmem object.

This command returns a list of hw\_cfgmem objects that match the specified search criteria, or returns an error if it fails.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_cfgmems</code> based on property values on the hw\_cfgmem objects. You can find the properties on an object with the <code>report\_property</code> or <code>list property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_cfgmems against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_cfgmems currently defined.



# **Example**

The following example gets the hw\_cfgmem objects associated with the current hw\_device:

get\_hw\_cfgmems

- create\_hw\_cfgmem
- current\_hw\_device
- delete\_hw\_cfgmem
- get\_parts
- get\_property
- program\_hw\_cfgmem
- set\_property
- write\_cfgmem



# get\_hw\_devices

Get a list of hardware devices.

### **Syntax**

get\_hw\_devices [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

### **Returns**

Hardware devices

## **Usage**

Name	Description
[-of_objects]	Get 'hw_device' objects of these types: 'hw_target'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_device' objects against patterns. Default: *

## **Categories**

Hardware, Object

## **Description**

Returns the hardware devices on the open target of a connected hardware server.

Each hardware target can have one or more Xilinx devices to program, or to use for debugging purposes. The current device is specified or returned by the <code>current\_hw\_device</code> command.

This command returns a list of available hardware device objects, or returns an error if it fails.



### **Arguments**

-of\_objects <arg> - (Optional) Return the hardware devices of the specified hardware targets. The targets must be specified as objects using the get\_hw\_targets or the current\_hw\_target commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_devices based on property values on the hardware device objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_device" object, "NAME" and "PART" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_devices against the specified patterns. The default pattern
is the wildcard '\*' which gets a list of all hw\_devices available on the connected hardware server.

## **Example**

The following example gets the list of available hardware device objects on the current hardware target:

get\_hw\_devices -of\_objects [current\_hw\_target]

- connect\_hw\_server
- create\_hw\_device
- current\_hw\_device
- current\_hw\_target
- get\_hw\_targets
- open\_hw\_target



# get\_hw\_ila\_datas

Get a list of hardware ILA data objects.

### **Syntax**

get\_hw\_ila\_datas [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware ILA data

### **Usage**

Name	Description
[-of_objects]	Get 'hw_ila_data' objects of these types: 'hw_ila hw_device'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_ila_data' objects against patterns. Default: *

## **Categories**

Hardware, Object

## Description

Returns the ILA data objects in the Vivado logic analyzer.

The upload\_hw\_ila\_data command creates a hw\_ila\_data object in the process of moving the captured data from the ILA debug core, hw\_ila, on the physical FPGA device, hw\_device. The read\_hw\_ila\_data command can also create a hw\_ila\_data object when reading an ILA data file from disk.

The hw\_ila\_data object can be viewed in the waveform viewer of the Vivado logic analyzer by using the display\_hw\_ila\_data command, and can be written to disk using the write hw ila data command.

This command returns a list of available hardware ILA data objects, or returns an error if it fails.



### **Arguments**

-of\_objects <arg> - (Optional) Return the hw\_ila\_data objects of the specified hw\_ila debug objects. The hw\_ila cores must be specified as objects using the get\_hw\_ilas or the current hw ila commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_ila\_datas</code> based on property values on the hardware ILA data objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_ila\_data" object, "NAME" and "TIMESTAMP" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match hw\_ila\_data objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_ila\_data objects available in the Vivado
logic analyzer.

## **Example**

The following example gets the data objects for all the hardware ILA debug cores on the current device:

get\_hw\_ila\_datas -of\_objects [get\_hw\_ilas]

- current\_hw\_device
- current\_hw\_ila
- current\_hw\_ila\_data
- display\_hw\_ila\_data
- get\_hw\_devices
- get\_hw\_ilas
- read\_hw\_ila\_data
- upload\_hw\_ila\_data
- write\_hw\_ila\_data



# get\_hw\_ilas

Get a list of hardware ILA.

### **Syntax**

```
get_hw_ilas [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]
```

### **Returns**

Hardware ILAs

### **Usage**

Name	Description
[-of_objects]	Get 'hw_ila' objects of these types: 'hw_device'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_ila' objects against patterns. Default: *

## **Categories**

Hardware, Object

## Description

Returns the ILA debug core objects defined on the current hardware device.

The Integrated Logic Analyzer (ILA) debug core lets you perform in-system debug of implemented designs, or design bitstreams, on a programmed Xilinx FPGA device. The ILA core includes many advanced features of modern logic analyzers, including boolean trigger equations, and edge transition triggers. You can use the ILA core to probe specific signals of the design, to trigger on programmed hardware events, and capture data from the Xilinx FPGA device in real-time. Refer to *LogiCORE IP Integrated Logic Analyzer (PG172)* for details of the ILA core.



You can add ILA debug cores into the RTL source files of a design, or in the synthesized netlist using the <code>create\_debug\_core</code> command. Refer to the *Vivado Design Suite User Guide*: *Vivado Programming and Debugging (UG908)* for more information on adding debug cores and signal probes to the design. You can get the debug cores in the synthesized netlist by using the <code>get\_debug\_core</code> commands. However, though they are related, the design debug cores are separate from the hardware debug cores found in the Hardware Manager feature of the Vivado Design Suite.

Debug cores and probes are written to the probes file (.ltx) using the write\_probes\_file command and associated with the hardware device, along with the bitstream file (.bit), using the PROBES.FILE and PROGRAM.FILE properties of the hw\_device object. The hardware device is programmed with this information using the program hw devices command.

The steps to debug your design in hardware using an ILA debug core are:

- 1. Connect to the hardware server and target using <code>connect\_hw\_server</code> and open hw target.
- 2. Program the FPGA device with the bitstream (.bit) and probes (.ltx) files using program hw devices.
- 3. Set up the ILA debug core trigger and capture controls using set\_property to set properties of the ILA.
- 4. Arm the ILA debug core trigger using run hw ila.
- 5. View the captured data from the ILA debug core in the Waveform window of the Vivado logic analyzer feature using display\_hw\_ila\_data.
- 6. Optionally use the VIO debug core to drive control signals and/or view design status signals. See get hw vios for more information.
- 7. Optionally use the JTAG-to-AXI Master debug core to run transactions to interact with various AXI slave cores in your design. See get hw axis for more information.

This command returns a list of ILA debug core objects on the device, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the ILA debug cores of the specified hardware devices. The devices must be specified as objects using the get\_hw\_devices or the current\_hw\_device commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.



-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_ilas based on property values on the ILA debug core objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_ila" object, "NAME" and "CONTROL.DATA\_DEPTH" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_ilas against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all hw\_ilas available on the current hardware device.

## Example

The following example gets the ILA debug cores defined on the current hardware device:

```
get hw ilas -of objects [current hw device]
```



- connect\_hw\_server
- create\_debug\_core
- current\_hw\_device
- current\_hw\_ila
- display\_hw\_ila\_data
- get\_hw\_axis
- get\_hw\_devices
- get\_hw\_ila\_datas
- get\_hw\_vios
- open\_hw\_target
- program\_hw\_devices
- run\_hw\_ila
- set\_property



# get\_hw\_migs

Get list of hardware Migs cores.

### **Syntax**

```
get_hw_migs [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]
```

#### Returns

Hardware migs cores

### **Usage**

Name	Description
[-of_objects]	Get 'hw_mig' objects of these types: 'hw_server hw_target hw_device'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_mig' objects against patterns. Default: *

## **Categories**

Hardware, Object

### **Description**

Returns the hw\_mig objects on the current hardware device.

Memory IP included in the Xilinx IP Catalog are used to generate memory controllers and interfaces for Xilinx® devices. Memory IP includes different IP cores from the Xilinx IP catalog depending on the device architecture and memory interface specified. Refer to Zynq-7000 AP SoC and 7 Series Devices Memory Interface Solutions (UG586), or UltraScale Architecture-Based FPGAs Memory Interface Solutions (PG150), for details of the available memory IP.

When added to a design, the memory IP needs to be implemented into the design. This occurs after the design is synthesized, during the design optimization phase of implementation, or opt\_design, or can be done manually with the implement\_mig\_cores command.



A memory controller can be debug enabled when added into the design from the Xilinx IP catalog. In the Vivado logic analyzer, or the Vivado Lab Edition, memory controllers implemented into a design are associated with hw\_mig objects, one hw\_mig object per debug-enabled memory controller. The hw\_mig object will have all the properties needed to get the calibration status and draw the per-bit eye margin views.

In the Vivado logic analyzer, or Vivado Lab Edition, the hw\_mig object lets you verify the calibration and read window margins in your memory interface design. You can use the hardware manager GUI to check the calibration status, verify the read margin for both rising and falling edges of the clock or DQS. You can also use an ILA core to verify the data integrity for the read and write operations.

This command returns a list of hw\_mig objects on the current hardware device, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the memory IP objects of the specified hw\_server, hw\_target, or hw\_device objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by  $get_hw_migs$  based on property values on the objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the hw\_mig object, "DISPLAY\_NAME", "BYTES", and "NIBBLES" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_mig objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_migs available on the current hardware
device.

### **Example**

The following example gets the memory IP defined on the current hardware target:

```
get hw migs -of objects [current hw target]
```

- commit\_hw\_mig
- connect\_hw\_server
- current hw device
- current hw target
- implement\_mig\_cores
- refresh\_hw\_mig
- report\_hw\_mig
- set\_property



# get\_hw\_probes

Get a list of hardware probes.

### **Syntax**

get\_hw\_probes [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

### **Returns**

Hardware probes

### **Usage**

Name	Description
[-of_objects]	Get 'hw_probe' objects of these types: 'hw_interface hw_ila hw_vio'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_probe' objects against patterns. Default: *

## **Categories**

Hardware, Object

### **Description**

Returns the hw\_probe objects in the Hardware Manager that are defined on signals in the design, or that are assigned to the specified ILA or VIO debug cores.

You can add ILA and VIO debug cores in the RTL source files of a design by customizing the core from the IP catalog, or add ILA debug cores into the synthesized netlist using the create debug core command.



Signals in the design can be probed to monitor signal values and track hardware events on the FPGA device. Debug probes can be added to ILA debug cores in the synthesized netlist design using the <code>create\_debug\_port</code> command, and connected to signals in the design using <code>connect\_debug\_port</code>. Probes can only be added to VIO debug cores when the IP core is customized, or re-customized, from the IP catalog, and signals connected to it in the RTL design. Refer to the <code>Vivado Design Suite User Guide</code>: <code>Vivado Programming and Debugging (UG908)</code> for more information on adding ILA and VIO debug cores and signal probes to the design.

Debug cores and probes are written to a probes file (.ltx) with write\_debug\_probes, and associated with the hardware device, along with the bitstream file (.bit), using the PROBES.FILE and PROGRAM.FILE properties of the hw\_device object. The hardware device is programmed with this information using the program hw devices command.

This command returns a list of debug probe objects on the device, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the debug probes assigned to the specified ILA or VIO debug cores. The ILA or VIO cores must be specified as hardware objects using the get hw ilas, current hw ila, get hw vios, or current hw vio commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_probes based on property values on the debug probe objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_probes" object, "NAME" and "SIGNAL" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match hw\_probes against the specified patterns. The default pattern
is the wildcard '\*' which gets a list of all hw\_probes assigned on the current device.

### **Example**

The following example gets probes assigned to the current ILA debug core:

```
get hw probes -of object [current hw ila]
```

- connect\_debug\_port
- create\_debug\_core
- create\_debug\_port
- current\_hw\_device
- current\_hw\_ila
- get\_hw\_devices
- get\_hw\_ilas
- get\_hw\_vios



# get\_hw\_servers

Get a list of hardware servers.

### **Syntax**

get\_hw\_servers [-regexp] [-nocase] [-filter <arg>] [-quiet] [-verbose]
[<patterns>]

### **Returns**

Hardware servers

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_server' objects against patterns. Default: *

## **Categories**

Hardware, Object

### **Description**



**IMPORTANT:** You must use the open\_hw command to open the Hardware Manager in the Vivado Design Suite before using this command.

This command returns hardware server objects that are connected to the current instance of the Vivado Design Suite through the use of the connect hw server command.

Hardware servers are instances of the Xilinx hardware server (hw\_server) application running remotely, or on the local machine. The hardware server manages connections to a hardware target, for instance a hardware board containing a JTAG chain of one or more Xilinx devices to be used for programming and debugging your FPGA design.

This command returns a list of connected hardware server objects.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_servers based on property values on the hardware server objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_server" object, "HOST", "NAME" and "PORT" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_servers against the specified patterns. The default pattern
is the wildcard '\*' which gets a list of all hw\_servers currently connected.



# **Example**

The following example returns a list of all hw\_servers connected to the Vivado Design Suite:

get\_hw\_servers

- connect\_hw\_server
- current\_hw\_server
- disconnect\_hw\_server
- refresh\_hw\_server



# get\_hw\_sio\_commons

Get list of hardware SIO GT commons.

### **Syntax**

get\_hw\_sio\_commons [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

### **Returns**

Hardware SIO GT commons

### **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_common' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_gtgroup hw_sio_pll'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_common' objects against patterns. Default: *

## **Categories**

Hardware, Object

## Description

Returns the QPLL objects, hw\_sio\_commons, defined on the IBERT debug core on the current hardware device.

For each serial transceiver channel, there is a ring PLL called Channel PLL (CPLL). In Xilinx UltraScale and 7 series FPGAs, the high-speed transceivers have an additional common or shared PLL per quad, or Quad PLL (QPLL). This QPLL is a shared LC PLL to support high speed, high performance, and low power multi-lane applications.

On the device, the GTXE2\_CHANNEL component has the serial transceiver and CPLL units and the GTXE2\_COMMON has the QPLL unit.



This command returns a list of QPLL objects on the device as hw\_sio\_common objects, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the QPLL objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, or hw\_sio\_pll. The objects must be specified using the appropriate get hw \* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_commons</code> based on property values on the hw\_sio\_common objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_sio\_common" object, "NAME" and "DISPLAY\_NAME" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_commons against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_sio\_commons available on the current
hardware device.

## **Example**

The following example gets the ILA debug cores defined on the current hardware device:

get hw sio commons -of [get hw sio iberts]

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_gtgroups

Get list of hardware SIO GT groups.

### **Syntax**

get\_hw\_sio\_gtgroups [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

### **Returns**

Hardware SIO GT groups

### **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_gtgroup' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_common hw_sio_pll hw_sio_gt hw_sio_tx hw_sio_rx'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_gtgroup' objects against patterns. Default: *

## **Categories**

Hardware, Object

## Description

Returns the groups of GTs, hw\_sio\_gtgroups, as they relate to the quads that are in use on the IBERT debug core on the current hardware device.



GT groups, relate to the IO Banks on the hardware device, with the number of available banks and GT pins determined by the target device. On the Kintex-7 xc7k325 part, for example, there are four quads, each containing four differential GT pins, and two differential REFCLK pins. Each GT pin has its own transmitter, TX, and receiver, RX. Quads can also include one shared PLL per quad, or Quad PLL. The quads are defined on the IBERT debug core, and can be customized with a number of user settings when the IBERT is added into the RTL design. Refer to the LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers v3.0 (PG132)or to 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) or UltraScale Architecture GTH Transceivers User Guide (UG576) for more information.

This command returns a list of GT group objects on the IBERT debug core, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the hw\_sio\_gtgroup objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, hw\_sio\_common, hw\_sio\_pll, hw\_sio\_gt, hw\_sio\_tx, or hw\_sio\_rx. The objects must be specified using the appropriate get hw \* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_gtgroups</code> based on property values on the GT group objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_gtgroup" object, "DISPLAY\_NAME" and "GT\_TYPE" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_gtgroup objects against the specified patterns. The
default pattern is the wildcard '\*' which gets a list of all hw\_sio\_gtgroups available on the
current hardware device.

### **Example**

The following example gets the ILA debug cores defined on the current hardware device:

```
get hw sio gtgroups -of [get hw sio gts *MGT X0Y9]
```

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_gts

Get list of hardware SIO GTs.

### **Syntax**

get\_hw\_sio\_gts [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

### **Returns**

Hardware SIO GTs

### **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_gt' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_gtgroup hw_sio_pll hw_sio_tx hw_sio_rx hw_sio_link'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_gt' objects against patterns. Default: *

## **Categories**

Hardware, Object

### **Description**

Returns the Gigabit Transceiver objects (GTs), hw\_sio\_gt, that are in use on the IBERT debug core on the current hardware device.

The customizable LogiCORE™ IP Integrated Bit Error Ratio Tester (IBERT) core for Xilinx® FPGAs is designed for evaluating and monitoring the Gigabit Transceivers (GTs). The IBERT core enables in-system serial I/O validation and debug, letting you measure and optimize your high-speed serial I/O links in your FPGA-based system. Refer to the LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers v3.0 (PG132)or to 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) or UltraScale Architecture GTH Transceivers User Guide (UG576) for more information.



Using the IBERT debug core you can configure and tune the GT transmitters and receivers through the Dynamic Reconfiguration Port (DRP) port of the GTX transceiver. This lets you change property settings on the GTs, as well as registers that control the values on the ports.

This command returns a list of GT objects on the IBERT debug core, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the GT objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, hw\_sio\_pll, hw\_sio\_tx, hw\_sio\_rx, or hw\_sio\_link. The objects must be specified with an appropriate get hw \* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_gts</code> based on property values on the GT objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_gt" object, "NAME" and "GT\_TYPE" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match hw\_sio\_gt objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_hw\_sio\_gts available on the current debug
core.

### **Example**

The following example gets the GTs assigned to the defined communication links on the IBERT debug core:

get\_hw\_sio\_gts -of\_objects [get\_hw\_sio\_links]

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_iberts

Get list of hardware SIO IBERT cores.

### **Syntax**

get\_hw\_sio\_iberts [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

### **Returns**

Hardware SIO IBERT cores

### **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_ibert' objects of these types: 'hw_server hw_target hw_device hw_sio_gtgroup hw_sio_gt hw_sio_common hw_sio_pll hw_sio_tx hw_sio_rx hw_sio_link'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_ibert' objects against patterns. Default: *

## **Categories**

Hardware, Object

## Description

Returns the Integrated Bit Error Ratio Tester (IBERT) debug core objects, hw\_sio\_ibert, defined on the current hardware device.

The customizable LogiCORE™ IP Integrated Bit Error Ratio Tester (IBERT) core for Xilinx® FPGAs is designed for evaluating and monitoring the Gigabit Transceivers (GTs). The IBERT core enables in-system serial I/O validation and debug, letting you measure and optimize your high-speed serial I/O links in your FPGA-based system. Refer to the LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers v3.0 (PG132) for more information.



The IBERT debug core lets you configure and control the major features of GTs on the device, including:

- TX pre-emphasis and post-emphasis
- TX differential swing
- RX equalization
- Decision Feedback Equalizer (DFE)
- Phase-Locked Loop (PLL) divider settings

You can use the IBERT core when you are interested in addressing a range of in-system debug and validation problems; from simple clocking and connectivity issues to complex margin analysis and channel optimization issues.

This command returns a list of IBERT debug core objects on the device, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the IBERT cores of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_gt, hw\_sio\_common, hw\_sio\_pll, hw\_sio\_tx, hw\_sio\_rx, or hw\_sio\_link objects. The objects must be specified by an appropriate get hw \* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_iberts</code> based on property values on the IBERT debug core objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_ibert" object, "NAME" and "CORE\_REFRESH\_RATE\_MS" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_ibert objects against the specified patterns. The
default pattern is the wildcard '\*' which gets a list of all hw\_sio\_ibert objects available on the
current hardware device.

### **Example**

The following example gets the ILA debug cores defined on the current hardware device:

```
get hw sio iberts -of objects [current hw device]
```

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_linkgroups

Get list of hardware SIO link groups.

### **Syntax**

get\_hw\_sio\_linkgroups [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO link groups

### **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_linkgroup' objects of these types: 'hw_sio_link'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_linkgroup' objects against patterns. Default: *

## **Categories**

Hardware, Object

### **Description**

Returns the defined groups, or associations of communication links between TX and RX objects on the GTs of the IBERT debug core defined on the current hardware device.

Vivado Serial I/O analyzer is a link-based analyzer. The links define the communication paths and protocols between transmitters and receivers of the GigaBit transceivers on the device. Link groups, or hw\_sio\_linkgroup objects, let you associate links into related groups, to collectively configure properties and run scans.

This command returns a list of linkgroups on the IBERT debug core, or returns an error if it fails.



### **Arguments**

-of\_objects <arg> - (Optional) Return the linkgroup objects of the specified hw\_sio\_links. The links must be specified as objects using the get\_hw\_sio\_links command.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_sio\_linkgroups based on property values on the link groups. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_sio\_linkgroup" object, "NAME" and "DESCRIPTION" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match hw\_sio\_linkgroup objects against the specified patterns. The
default pattern is the wildcard '\*' which gets a list of all hw\_sio\_linkgroups available on the
current hardware device.

# **Example**

The following example gets all of the link groups defined on the IBERT debug core on the current hardware device:

get\_hw\_sio\_linkgroups

- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_links

Get list of hardware SIO links.

# **Syntax**

get\_hw\_sio\_links [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO links

# **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_link' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_gtgroup hw_sio_gt hw_sio_tx hw_sio_rx hw_sio_linkgroup'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_link' objects against patterns. Default: *

# **Categories**

Hardware, Object

# **Description**

Returns the communication links between TX and RX objects on the GTs of the IBERT debug core defined on the current hardware device.

Vivado Serial I/O analyzer is a link-based analyzer, which lets you link between any transmitter and receiver within the IBERT design. The links define the communication paths and protocols between transmitters and receivers of the GigaBit transceivers on the device. You can configure the links by using the set\_property command to specify property values on the link object.

This command returns a list of link objects on the IBERT debug core, or returns an error if it fails.



# **Arguments**

-of\_objects <arg> - (Optional) Return the hw\_sio\_link objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, hw\_sio\_gt, hw\_sio\_tx, hw\_sio\_rx, or hw\_sio\_linkgroup. The objects must be specified using the appropriate get\_hw\_\* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_links</code> based on property values on the link objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_link" object, "DESCRIPTION", "TX\_ENDPOINT", and "RX\_ENDPOINT" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_links against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_sio\_link objects available on the current
hardware device.

# **Example**

The following example returns links based on the DESCRIPTION property that can be specified when the link is created:

get hw sio links -filter {DESCRIPTION == "Link4" || DESCRIPTION == "Link2"}

- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_plls

Get list of hardware SIO PLLs.

# **Syntax**

get\_hw\_sio\_plls [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO PLLs

# **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_pll' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_gtgroup hw_sio_gt hw_sio_common'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_pll' objects against patterns. Default: *

# **Categories**

Hardware, Object

# Description

Returns the PLL objects, hw\_sio\_pll, defined on the IBERT debug core on the current hardware device.

For each serial transceiver channel, there is a ring PLL called Channel PLL (CPLL). In Xilinx UltraScale and 7 series FPGAs, the GTX has an additional shared PLL per quad, or Quad PLL (QPLL). This QPLL is a shared LC PLL to support high speed, high performance, and low power multi-lane applications.

On the device, the GTXE2\_CHANNEL component has the serial transceiver and CPLL units and the GTXE2\_COMMON has the QPLL unit.

This command returns a list of all PLL objects, both CPLLs and QPLLs on the device, or returns an error if it fails.



### **Arguments**

-of\_objects <arg> - (Optional) Return the PLL objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, hw\_sio\_gt, or hw\_sio\_common objects. The objects must be specified using the appropriate get hw \* command for the object.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_plls</code> based on property values on the PLLs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_pll" object, "NAME" and "PARENT" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_pll objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_sio\_plls available on the current hardware
device.

# **Example**

The following example returns a list of the PLL objects on the IBERT debug core:

```
join [get hw sio plls -of [get hw sio iberts] ] \n
```

This example returns the PLL objects on the hw\_sio\_commons of the IBERT debug core:

```
join [get_hw_sio_plls -of [get_hw_sio_commons]] \n
```

- · current hw device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_rxs
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_rxs

Get list of hardware SIO RXs.

# **Syntax**

get\_hw\_sio\_rxs [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO RXs

# **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_rx' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_gtgroup hw_sio_gt hw_sio_link'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_rx' objects against patterns. Default: *

# **Categories**

Hardware, Object

# **Description**

Returns the receiver objects, hw\_sio\_rx, of the Gigabit Transceivers (GTs) that are in use on the IBERT debug core on the current hardware device.

On the hardware device, each GT includes an independent receiver, which consists of a PCS and a PMA. High-speed serial data flows from traces on the board into the PMA of the GTX/GTH transceiver RX, into the PCS, and finally into the FPGA logic.

This command returns a list of receiver objects on the device, or returns an error if it fails.



# **Arguments**

-of\_objects <arg> - (Optional) Return the receiver objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, hw\_sio\_gt, or hw\_sio\_link. The objects must be specified using the appropriate get\_hw\_\* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_rxs</code> based on property values on the receivers. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_rx" object, "DISPLAY\_NAME" and "RX\_DATA\_WIDTH" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_rx objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_sio\_rxs available on the current hardware
device.

# **Example**

The following example gets the receiver objects associated with the defined communication links on the IBERT debug core:

get\_hw\_sio\_rxs -of [get\_hw\_sio\_links]

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# get\_hw\_sio\_scans

Get list of hardware SIO scans.

# **Syntax**

get\_hw\_sio\_scans [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO scans

# **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_scan' objects of these types: 'hw_sio_rx hw_sio_link hw_sio_sweep'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_scan' objects against patterns. Default: *

# **Categories**

Hardware, Object

# **Description**

Returns serial I/O analyzer scan objects for the IBERT debug core.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized Eye Scan hardware of Xilinx UltraScale devices or 7 Series FPGAs. The Vivado serial I/O analyzer feature lets you to create, run, and save link scans.

This command returns one or more hw\_sio\_scan objects, or returns an error if he command fails.



# **Arguments**

-of\_objects <arg> - (Optional) Return the hw\_sio\_scan objects of the specified hw\_sio\_rx, hw\_sio\_link, or hw\_sio\_sweep. The objects must be specified using the appropriate get\_hw\_\* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_scans</code> based on property values on the scans. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_scan" object, "NAME" and "DESCRIPTION" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match hw\_sio\_scan objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_sio\_scans available on the IBERT debug core.

# **Example**

The following example gets the serial I/O analyzer scans:

get hw sio scans

- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_scans
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_scan
- remove\_hw\_sio\_sweep
- run\_hw\_sio\_scan
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_scan
- stop\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_scan
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_scan
- write\_hw\_sio\_sweep



# get\_hw\_sio\_sweeps

Get list of hardware SIO sweeps.

# **Syntax**

get\_hw\_sio\_sweeps [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO sweeps

# **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_sweep' objects of these types: 'hw_sio_link hw_sio_scan'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_sweep' objects against patterns. Default:

# **Categories**

Hardware, Object

# Description

Return the serial I/O analyzer link sweep objects defined on the IBERT debug core.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized features of Xilinx UltraScale devices or 7 Series FPGAs. It can also be helpful to run multiple scans on a the link with different configuration settings for the GTs. This can help you determine which settings are best for your design. The Vivado serial I/O analyzer feature enables you to define, run, and save link sweeps, or collections of link scans run across a range of values.

This command returns a link sweep object that you can use with the run\_hw\_sio\_sweep command to run analysis on the specified links, or GT receivers. You can also save the sweep scan to disk using the write hw sio sweep command.

You can remove the created sweep object using remove\_hw\_sio\_sweep.



This command returns one or more hw\_sio\_sweep objects, or returns an error if the command fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the serial I/O analyzer sweep object of the specified hw\_sio\_link or hw\_sio\_scan. The objects must be specified using the appropriate get\_hw\_\* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_sio\_sweeps based on property values on the hw\_sio\_sweep objects. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_sio\_sweep" object, "NAME" and "DESCRIPTION" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match hw\_sio\_sweep objects against the specified patterns. The
default pattern is the wildcard '\*' which gets a list of all hw\_sio\_sweeps available on the
current hardware device.

# **Example**

The following example gets the sweep scans on the IBERT debug core:

get\_hw\_sio\_sweeps

- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_scans
- get hw sio sweeps
- remove\_hw\_sio\_scan
- remove hw sio sweep
- run hw sio scan
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_scan
- stop hw sio sweep
- wait\_on\_hw\_sio\_scan
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_scan
- write\_hw\_sio\_sweep



# get\_hw\_sio\_txs

Get list of hardware SIO TXs.

# **Syntax**

get\_hw\_sio\_txs [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware SIO TXs

### **Usage**

Name	Description
[-of_objects]	Get 'hw_sio_tx' objects of these types: 'hw_server hw_target hw_device hw_sio_ibert hw_sio_gtgroup hw_sio_gt hw_sio_link'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sio_tx' objects against patterns. Default: *

# **Categories**

Hardware, Object

# **Description**

Returns the transmitter objects, hw\_sio\_tx, of the Gigabit Transceivers (GTs) that are in use on the IBERT debug core on the current hardware device.

On the hardware device, each GT includes an independent transmitter, which consists of a PCS and a PMA. Parallel data flows from the device logic into the FPGA TX interface, through the PCS and PMA, and then out the TX driver as high-speed serial data.

This command returns a list of transmitter objects on the device, or returns an error if it fails.



# **Arguments**

-of\_objects <arg> - (Optional) Return the transmitter objects of the specified hw\_server, hw\_target, hw\_device, hw\_sio\_ibert, hw\_sio\_gt, or hw\_sio\_link. The objects must be specified using the appropriate get hw \* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sio\_txs</code> based on property values on the transmitters. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sio\_tx" object, "DISPLAY\_NAME" and "TXUSRCLK\_FREQ" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sio\_tx objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all hw\_sio\_txs available on the current hardware
device.

# **Example**

The following example returns a list of the transmitters on the current device:

join [get\_hw\_sio\_txs] \n

- current\_hw\_device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_sio\_rxs
- get\_hw\_targets
- report\_property



# get\_hw\_sysmon\_reg

Get the system monitor register value.

### **Syntax**

get\_hw\_sysmon\_reg [-quiet] [-verbose] <hw\_sysmon> <hexaddress>

#### Returns

Register value in Hex

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sysmon></hw_sysmon>	hw_sysmon object
<hexaddress></hexaddress>	Hex address to read from

# **Categories**

Hardware

# Description

Returns the hex value of the system monitor register defined at the specified address of the specified hw\_sysmon object.

The System Monitor (SYSMON) Analog-to-Digital Converter (ADC) is used to measure die temperature and voltage on the hw\_device. The sysmon monitors the physical environment via on-chip temperature and supply sensors. The ADC can access up to 17 external analog input channels.

Data for the system monitor is stored in dedicated registers, called status and control registers, accessible through the hw\_sysmon\_reg object. Refer to the Register Interface in UltraScale Architecture System Monitor User Guide (UG580), or 7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480) for more information on the addresses of specific system monitor registers.

Although the <code>get\_hw\_sysmon\_reg</code> command lets you directly access the values stored in registers of the hw\_sysmon object, the recommended procedure is to retrieve the values of registers as formatted properties of the hw\_sysmon object. For example, the following code retrieves the <code>TEMPERATURE</code> on the system monitor as a formatted property of the hw\_sysmon object rather than accessing the hex value of the sysmon register:

set opTemp [get property TEMPERATURE [get hw sysmons]



The get\_property command returns the TEMPERATURE as a formatted value in degrees Celsius, Fahrenheit, or Kelvin as determined by the TEMPERATURE\_SCALE property on the hw\_sysmon object.



**TIP:** You can also be sure the property value on the object is current by issuing the refresh hw sysmon command prior to get\_property.

The get\_hw\_sysmon\_reg command returns the unformatted hex value of the hw\_sysmon\_reg object on the specified hw\_sysmons at the specified address, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_sysmon"> - (Required) Specify the hw\_sysmon object to access the registers of. The hw\_sysmon must be specified as an object as returned by the get\_hw\_sysmons command.

<hexaddress> - (Required) Specify the hex address of the register on the system monitor
to return the value of. The address is specified as a hex value, and the value at the specified
address is returned as a hex value.

# **Example**

The following example gets the value of the hw\_sysmon\_reg at the specified address, 00, which relates to the XADC register storing the operating temperature of the current hw\_device:

```
set opTemp [get hw sysmon reg [lindex [get hw sysmons] 0 ] 00 ]
```

**NOTE:** The operating temperature is returned as a hex value.

- commit\_hw\_sysmon
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_devices
- get\_hw\_sysmons
- open\_hw\_target
- refresh\_hw\_sysmon
- set\_hw\_sysmon\_reg
- set\_property



# get\_hw\_sysmons

Get list of hardware SysMons.

# **Syntax**

get\_hw\_sysmons [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware sysmons

# **Usage**

Name	Description
[-of_objects]	Get 'hw_sysmon' objects of these types: 'hw_server hw_target hw_device'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_sysmon' objects against patterns. Default: *

# **Categories**

Hardware, Object

# **Description**

Returns the Sysmon debug core objects defined on the current hardware device.

The System Monitor (SYSMON) Analog-to-Digital Converter (ADC) is used to measure die temperature and voltage on the hw\_device. The Sysmon monitors the physical environment via on-chip temperature and supply sensors. The ADC provides a high-precision analog interface for a range of applications. The ADC can access up to 17 external analog input channels. Refer to *UltraScale Architecture System Monitor User Guide (UG580)*, or *7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480)* for more information on a specific device architecture.

The hw\_sysmon data is stored in dedicated registers called status registers accessible through the hw\_sysmon\_reg object. The values of the system monitor registers can be returned by the get\_hw\_sysmon\_reg command.



Every device that supports the system monitor will automatically have one or more hw\_sysmon objects created when refresh\_hw\_device is called. When the hw\_sysmon object is created, it is assigned a property for all the temperature and voltage registers, as well as the control registers. On the hw\_sysmon object, the values assigned to the temperature and voltage registers are already translated to Celsius/Fahrenheit and Voltage.

Although you can use the <code>get\_hw\_sysmon\_reg</code> command to access the hex values stored in registers of a system monitor, you can also retrieve values of certain registers as formatted properties of the hw\_sysmon object. For example, the following code retrieves the TEMPERATURE property of the specified hw\_sysmon object rather than directly accessing the hex value of the register:

```
set opTemp [get property TEMPERATURE [get hw sysmons]
```

This command returns a list of hw\_sysmon objects on the current or specified hw\_device, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the hw\_sysmon objects of the specified hw\_server, hw\_target, or hw\_device. The objects must be specified using the appropriate get\_hw\_\* command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_sysmons</code> based on property values on the Sysmon cores. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_sysmon" object, "NAME", "VCCINT", and "VCCAUX" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_sysmons against the specified patterns. The default pattern
is the wildcard '\*' which gets a list of all hw\_sysmons available on the current hardware device.

# **Example**

The following example gets the hw\_sysmon objects defined on the current hardware device:

```
get hw sysmons -of objects [current hw device]
```

- connect\_hw\_server
- current\_hw\_device
- get\_hw\_devices
- get\_hw\_sysmon\_reg
- open\_hw\_target
- program\_hw\_devices
- set\_property



# get\_hw\_targets

Get a list of hardware targets.

# **Syntax**

get\_hw\_targets [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

Hardware targets

# **Usage**

Name	Description
[-of_objects]	Get 'hw_target' objects of these types: 'hw_server'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_target' objects against patterns. Default: *

# **Categories**

Hardware, Object

# Description

Returns the available hardware targets of the connected hardware servers.

The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the Xilinx hardware server application, and the connect\_hw\_server command. Refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for a list of supported JTAG download cables and devices.

Use the <code>open\_hw\_target</code> command to open a connection to one of the available hardware targets. The open target is automatically defined as the current hardware target. Alternatively, you can define the current target with the <code>current\_hw\_target</code> command, and then open a connection to the current target. The Vivado Design Suite directs programming and debug commands to the open target through the hardware server connection.



This command returns a list of available hardware targets through all connected hardware servers, or returns an error if it fails.

### Arguments

-of\_objects <arg> - (Optional) Return the hardware targets of the specified hardware server. The hardware server must be specified as a hw\_server object using the get\_hw\_servers commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_hw\_targets</code> based on property values on the targets. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "hw\_target" object, "NAME" and "IS\_OPENED" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match hw\_targets against the specified patterns. The default pattern
is the wildcard '\*' which gets a list of all hw\_targets available on the connected hardware server.

# **Example**

The following example returns the available hardware targets on the currently connected hardware servers:

get\_hw\_targets

- connect\_hw\_server
- current\_hw\_target
- get\_hw\_targets
- get\_hw\_servers
- open\_hw\_target



# get\_hw\_vios

Get a list of hardware VIOs.

# **Syntax**

```
get_hw_vios [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Hardware VIOs

# **Usage**

Name	Description
[-of_objects]	Get 'hw_vio' objects of these types: 'hw_device'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'hw_vio' objects against patterns. Default: *

# **Categories**

Hardware, Object

# **Description**

Returns the Virtual Input/Output (VIO) debug core objects that are defined on the current hardware device, hw\_device.

The Virtual Input/Output (VIO) debug core can both monitor and drive internal signals on a programmed Xilinx FPGA device in real time. In the absence of physical access to the target hardware, you can use this debug feature to drive and monitor signals that are present on the physical device.

The VIO core has hardware probes, hw\_probe objects, to monitor and drive specific signals on the design. Input probes monitor signals as inputs to the VIO core. Output probes drive signals to specified values from the VIO core. Values on the debug core are driven onto the signals at the probe using the commit hw vio command.



The VIO debug core needs to be instantiated in the RTL code, therefore you need to know what nets you want monitor and drive prior to debugging the design. The IP Catalog provides the VIO core under the Debug category. Detailed documentation on the VIO core can be found in the LogiCORE IP Virtual Input/Output Product Guide (PG159).

This command returns a list of VIO debug core objects on the device, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Optional) Return the VIO debug cores of the specified hardware devices. The devices must be specified as objects using the get\_hw\_devices or the current hw device commands.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_hw\_vios based on property values on the VIO debug cores. You can find the properties on an object with the report\_property or list\_property commands. In the case of the "hw\_vio" object, "NAME" and "INSTANCE\_NAME" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Match hw\_vios against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all hw\_vios available on the current hardware device.

# **Example**

The following example gets the ILA debug cores defined on the current hardware device:

get hw vios -of objects [current hw device]

- commit\_hw\_vio
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_probes
- program\_hw\_devices
- · refresh hw vio
- reset\_hw\_vio\_activity
- reset\_hw\_vio\_outputs
- set\_property



# get\_interfaces

Get a list of I/O port interfaces in the current design.

# **Syntax**

get\_interfaces [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

List of interface objects

# **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get interfaces of these pins or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match I/O port interfaces against patterns Default: *

# **Categories**

#### Object

# Description

Gets a list of IO interfaces in the current project that match a specified search pattern. The default command gets a list of all IO interfaces in the project.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



# **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_interfaces</code> based on property values on the interfaces. You can find the properties on an object with the <code>report\_property</code> or <code>list property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get_pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) One or more pins or nets to which the interfaces are assigned.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - Match interfaces against the specified pattern. The default pattern is the
wildcard '\*' which gets a list of all interfaces in the project.

# **Examples**

The following example gets a list of all interfaces in the project:

get\_interfaces

- create\_interface
- delete\_interface



# get\_io\_standards

Get a list of IO standards.

# **Syntax**

```
get_io_standards [-regexp] [-nocase] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

IO standards

# **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the IO standards of these bels, sites, package_pins, io_banks, ports.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match IO standards against patterns Default: *

# **Categories**

Object

# **Description**

Get a list of IOSTANDARDs available for use on the target device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



# **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_io\_standards</code> based on property values on the objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of IOSTANDARDs object, "NAME", "IS\_DCI" and "IS\_DIFFERENTIAL" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the IOSTANDARDs of package\_pin, site, bel, io\_bank, and port objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match IOSTANDARDs against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all IOSTANDARDs for use on the target part.
More than one pattern can be specified to find multiple IOSTANDARDs based on different
search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

# **Examples**

The following example gets a list of differential IOSTANDARDs available for use on the target device:

```
get_io_standards -filter {IS_DIFFERENTIAL}
```

**NOTE:** If there are no objects matching the pattern you will get a warning.

- list\_property
- report\_property



# get\_iobanks

Get a list of iobanks.

### **Syntax**

get\_iobanks [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

**Iobanks** 

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the iobanks of these package_pins, ports, clock regions, slrs or sites.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match iobanks against patterns Default: *

## **Categories**

XDC, Object

### **Description**

Gets a list of I/O Banks on the target device in the current project that match a specified search pattern. The default command gets a list of all I/O Banks on the target device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_iobanks based on property values on
the I/O Banks. You can find the properties on an object with the report\_property or
list\_property commands. Some of the properties that can be used with for an iobank
object include "BANK\_TYPE", "DCI\_CASCADE", and "INTERNAL\_VREF".

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
qet pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get a list of the I/O Banks connected to these objects. Valid object types are clock\_regions, package\_pins, ports, slrs and sites.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match I/O Banks against the specified pattern. The default pattern is
the wildcard '\*' which gets a list of all I/O Banks in the design.

## **Examples**

The following example returns the I/O Bank of the specified package pin:

```
get iobanks -of objects [get package pins H4]
```

This example returns the GT Banks on the device:

```
get iobanks -filter {BANK TYPE == BT MGT}
```

- get\_package\_pins
- get\_ports
- get\_sites
- list\_property
- place\_ports
- report\_property



# get\_ip\_upgrade\_results

Get a list of results for IP upgrades during the current project.

### **Syntax**

```
get_ip_upgrade_results [-srcset <arg>] [-quiet] [-verbose]
[<objects>...]
```

#### **Returns**

List of IP upgrade results

### **Usage**

Name	Description
[-srcset]	(Optional) Specifies the source file set containing the upgraded IP Default: The current source fileset Values: Source set name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	IP to be upgraded Values: IP instance(s) within the design, as returned by 'get_ips <instance name="">' or 'get_bd_cells <cell name="">'</cell></instance>

## **Categories**

Object, Project, IPFlow

### **Description**

Returns the names of the upgrade\_log files for the specified IPs.

This command is used by the Vivado IDE to populate the IP Status Report window with information from the upgrade\_log file. You can use the command to quickly obtain the upgrade\_log file name, and then use the appropriate file commands, to read or display the contents.

This command returns the upgrade\_log file names of the specified IP objects, or returns an error if it fails.

### **Arguments**

-srcset <arg> - (Optional) Specify an alternate source file set to examine for the specified
IPs. This lets you change from the default, which is the sources \_1 fileset.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Optional) Specify the IP objects to report the upgrade results for. IP objects are
returned by the get\_ips command.

### **Example**

The following example returns the upgrade\_log filenames for all IPs in the current fileset:

```
get ip upgrade results [get ips]
```

The following example prints the upgrade logs for the upgraded IP to the Tcl console:

```
set ipDefs [get ip upgrade results [get ips]]
for \{\text{set x 0}\}\ \{\text{x<[llength $ipDefs]}\}\ \{\text{incr x}\}\ \{
   set ipRoot [file rootname [lindex $ipDefs $x]]
  puts "Upgrade Log for $ipRoot"
   set ipDir [get property IP DIR [get_ips $ipRoot]]
   set ipLog [lindex $ipDefs $x]
   set catLog [concat $ipDir/$ipLog]
   # Check for file existence, and read file contents
   if {[file isfile $catLog]} {
      # Open the file for read, save the File Handle
      set FH [open $catLog r]
      #puts "Open $FH"
      set content [read $FH]
      foreach line [split $content \n] {
         # The current line is saved inside $line variable
         puts $line
      close $FH
      #puts "Close $FH"
   }
}
```

- current fileset
- get\_ips
- import ip
- report\_ip\_status
- upgrade\_ip





# get\_ipdefs

Get a list of IP from the current IP Catalog.

### **Syntax**

```
get_ipdefs [-name] [-regexp] [-nocase] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of Catalog IP objects

### **Usage**

Name	Description
[-name]	Match the pattern against IP display name instead of VLNV
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-filter]	Filter list with expression
[-of_objects]	Get the IPDefs of the objects specified: IP inst or XCI file.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	The patterns to match against Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

## **Categories**

Object, IPFlow

## **Description**

Get a list of IP cores defined in the IP catalog of the current project, based on the specified search pattern. The default is to return all IP cores defined in the catalog.

By default, the search is based on the VLNV property of the IP cores in the catalog. You can specify the -name option to search on the display name of IP cores instead.

get\_ipdefs [-name] [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>] [-quiet] [-verbose]
[<patterns>...]



#### **Arguments**

-name - (Optional) Indicates that the specified <pattern> refers to the DISPLAY\_NAME property of the IP instead of the VLNV property.



**TIP:** In the case of multi-word display names, such as "Multiply Adder", you can only search for a single string, so you would need to search for \*Multiply\* or \*Adder\* to locate this IP core.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_ipdefs</code> based on property values on the objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "ipdefs" object, "VLNV", "NAME" and "IS\_AXI" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get the IP definitions for the specified IP instances or IP file (.xci) objects. Objects must be specified by the get ips or get files command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match IP core definitions in the IP catalog against the specified search patterns. The default pattern is the wildcard '\*' which gets a list of all IP cores in the catalog. More than one pattern can be specified to find multiple core definitions based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example returns a list of all IP cores with NAME property matching the specified pattern:

```
get ipdefs -filter {NAME=~*agilent*}
```

**NOTE:** The filter operator '=~' loosely matches the specified pattern.

The following example returns a list of all AXI compliant IP cores:

```
get ipdefs -filter {IS AXI==1}
```

- create\_ip
- generate\_target
- get\_ips
- import ip
- update\_ip\_catalog



# get\_ips

Get a list of IPs in the current design.

### **Syntax**

```
get_ips [-regexp] [-nocase] [-all] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>...]
```

#### **Returns**

List of IP objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching
[-all]	Include subcore IP in search
[-filter]	Filter list with expression
[-of_objects]	Get 'ip' objects of these types: 'ip file'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match IP names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

Object, Project, IPFlow

# Description

Get a list of IP cores in the current project based on the specified search pattern. The default command returns a list of all IPs in the project.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### Arguments

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-all - (Optional) Returns submodules of IP objects. Submodules are IP instances that are created as part of the generation of the parent IP core. By default, only parent IP objects used in the current project or design are returned, any IP cores used within those parent IP objects are not returned.

-filter <args> - (Optional) Filter the results list with the specified expression. The
-filter argument filters the list of objects returned by get\_ips based on property values
on the IP cores. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the "IP" object, "NAME" and "DELIVERED\_TARGETS"
are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of objects <arg> - (Optional) Get a list of the IP cores of the specified IP or file objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match IP cores in the design against the specified search patterns.
The default pattern is the wildcard '\*' which gets a list of all IP cores in the project. More than
one pattern can be specified to find multiple cores based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns a list of IP cores with names beginning with the string "EDK":

get\_ips EDK\*

- create\_ip
- generate\_target
- get\_ipdefs
- import\_ip
- update\_ip\_catalog



# get\_lib\_cells

Get a list of Library Cells.

### **Syntax**

get\_lib\_cells [-regexp] [-filter <arg>] [-nocase]
[-include\_unsupported] [-of\_objects <args>] [-quiet] [-verbose]
<patterns>

#### **Returns**

List of library cells

## **Usage**

Name	Description
[-regexp]	Patterns are regular expressions.
[-filter]	Filter list with expression.
[-nocase]	Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.
[-include_unsupported]	Include test-only library cells.
[-of_objects]	Get the library cells of the objects passed in here. Valid objects are cells or instances (ie, get_cells), cell pins (ie, get_pins) and library pins (ie, get_lib_pins).
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><patterns></patterns></pre>	Match library cell names against patterns.

# **Categories**

Object

# **Description**

Get a list of cells in the library for the target part of the current design. Use this command to query and look for a specific library cell, or type of cell and to get the properties of the cells.

This command requires a hierarchical name which includes the library name as well as the cell name: lib\_name/cell\_name.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_lib\_cells</code> based on property values on the cells. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get a list of library cells of specific cells, pins, or library pins.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of\_objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Required) Match library cells against the specified patterns. The pattern must specify both the library name and the cell name.

## **Examples**

The following example gets the number of the cells in the library for the target part in the current design, and then gets the number of AND type cells in that library:

```
llength [get_lib_cells [get_libs]/*]
795
llength [get_lib_cells [get_libs]/AND*]
18
```

The following example gets the library cell for the specified cell object:

```
get lib cells -of objects [lindex [get cells] 1]
```

- get\_cells
- get\_libs
- get\_lib\_pins
- list property
- report\_property



# get\_lib\_pins

Get a list of Library Cell Pins.

### **Syntax**

get\_lib\_pins [-regexp] [-filter <arg>] [-nocase] [-of\_objects <args>]
[-quiet] [-verbose] <patterns>

#### Returns

List of library cell pins

### **Usage**

Name	Description
[-regexp]	Patterns are regular expressions
[-filter]	Filter list with expression
[-nocase]	Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.
[-of_objects]	Get the library cell pins of the objects passed in here. Valid objects are cells or instances (ie, get_cells), cell pins (ie, get_pins) and library cells (ie get_lib_cells).
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><patterns></patterns></pre>	Match library cell pin names against patterns of the form <pre><li>library cell pattern&gt;/<library pattern="" pin="">.</library></li></pre>

## **Categories**

#### Object

## Description

Gets a list of the pins on a specified cell of the cell library for the target part in the current design.

**NOTE:** This command requires a hierarchical name which includes the library name and cell name as well as the pins: lib\_name/cell\_name/pins.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_lib\_pins</code> based on property values on the pins. You can find the properties on an object with the <code>report\_property</code> or list property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get_pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get a list of library cell pins of the specified cells, library cells, or pin objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Required) Match lib pins against the specified patterns. The pattern must specify the library name, cell name, and the pins.

# **Examples**

The following example gets a list of all library cell pins:

```
get lib pins xt virtex6/AND2/*
```

The following example gets a list of all pins, of all cells in the cell library for the target device:

```
get lib pins [get libs]/*/*
```

- get\_libs
- get\_lib\_cells
- list\_property
- report\_property



# get\_libs

Get a list of Libraries.

#### **Syntax**

get\_libs [-regexp] [-filter <arg>] [-nocase] [-quiet] [-verbose]
[<patterns>]

#### **Returns**

List of libraries

#### **Usage**

Name	Description
[-regexp]	Patterns are regular expressions
[-filter]	Filter list with expression
[-nocase]	Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match library names against patterns. Default: *

## **Categories**

Object

### **Description**

Gets the cell library for the target device in the current design. There is a library for each device family because there are primitives that may be available in one device family but not in others.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_libs based on property values on the objects. You can find the properties on an object with the report\_property or list\_property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match libraries against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all libraries in the project.

### **Examples**

The following example gets the cell library for the target part:

get libs



- get\_lib\_cells
- get\_lib\_pins
- list\_property
- report\_property



# get\_macros

Get a list of macros in the current design.

#### **Syntax**

```
get_macros [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of macro objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get macros of these cells
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match macro names against patterns Default: *

## **Categories**

XDC, Object

# Description

Gets a list of macros in the current design that match a specified search pattern. The default command returns a list of all macros in the design.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_macros</code> based on property values on the macros. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "macro" object, "NAME", "ABSOLUTE\_GRID" and "RLOCS" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of objects <arg> - (Optional) Get the macros of the specified cell objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match macros against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all macros in the project. More than one pattern can be
specified to find multiple macros based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example returns the properties currently assigned to the macro matching the specified search pattern:

```
report_property [get_macro *Macro1]
```

**NOTE:** If there are no macros matching the pattern you will get a warning.

- create\_macro
- list\_property
- report\_property
- update\_macro



# get\_marked\_objects

Get marked objects.

### **Syntax**

get marked objects [-rgb <args>] [-color <arg>] [-quiet] [-verbose]

#### Returns

List of marked objects

#### **Usage**

Name	Description
[-rgb]	RGB color index list
[-color]	Valid values are red green blue magenta yellow cyan and orange
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Object, GUIControl

### **Description**

Get the marked objects in the current design open in the Vivado IDE. Objects can be marked with the mark objects command.

You can get all marked objects in the design, or specify marked objects by color, or by RGB value.

**NOTE:** This Tcl command works only when Vivado is run in GUI mode.

## **Arguments**

-rgb <args> - (Optional) The color to use in the form of an RGB code specified as {R G B}. For instance, {255 255 0} specifies the color yellow, while {0 255 0} specifies green.

-color <arg> - (Optional) The color used for marking the specified object or objects. Supported colors are: red, green, blue, magenta, yellow, cyan, and orange.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example gets all the marked objects in the current design:

```
get marked objects
```

The following example gets the object in the current design that are marked in the specified color:

get marked objects -color yellow

- get\_highlighted\_objects
- get\_marked\_objects
- highlight\_objects
- mark\_objects
- select\_objects



# get\_methodology\_checks

Get a list of Methodology rule check objects.

### **Syntax**

get\_methodology\_checks [-regexp] [-nocase] [-filter <arg>] [-abbrev
<arg>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

List of Methodology rule\_check objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-abbrev]	Get the largest ID for this abbrev
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'rule_check' objects against patterns. Default: *

# **Categories**

Methodology, Object

## **Description**

Gets a list of the currently defined methodology checks. This list includes the factory defined methodology checks for process and timing.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of methodology checks returned by get\_methodology\_checks based on property values on the rule checks. You can find the properties on an object with the report property or list property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-abbrev <arg> - (Optional) Get the methodology checks associated with the specified name or abbreviation.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match methodology checks against the specified patterns. The
default pattern is the wildcard '\*' which gets all methodology checks.



# **Examples**

The following command gets a list of all synthesis methodology checks:

get\_methodology\_checks SYNTH\*

- get\_methodology\_violations
- list\_property
- report\_methodology
- report\_property



# get\_methodology\_violations

Get a list of Methodology violations from a previous report\_methodology run.

### **Syntax**

```
get_methodology_violations [-name <arg>] [-regexp] [-filter <arg>]
[-nocase] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of Methodology violation objects

### **Usage**

Name	Description
[-name]	Get the results with this name
[-regexp]	Patterns are full regular expressions
[-filter]	Filter list with expression
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match methodology_violations against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

## **Categories**

Methodology, Object

### **Description**

Gets a list of violation objects found in the design when the report\_methodology command is run. The properties of individual violation objects can be queried using report\_property or list\_property commands for details of the violation.

Violation objects are associated with the cells, nets, pins, or ports in the current design, or sites on the current device. The design objects associated with a methodology violation object can be obtained using the  $-of_objects$  option of the appropriate  $get_*$  command, such as  $get_cells$ , or  $get_nets$  for instance.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

### **Arguments**

-name <arg> - (Optional) Get the violations associated with the named methodology result set. In this case the report\_methodology command must also have been run with the -name option.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_drc\_violations</code> based on property values on the violations. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match violations against the specified patterns. The default pattern
is the wildcard '\*' which gets all violations. More than one pattern can be specified to find
multiple violations based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example reports the methodology violations found in the current design, then returns a list of all those violations:

```
report_methodology
get_methodology_violations
```

The following example generates list of violations in the named methodology report, and then gets the pins associated with any violations found:

```
report_methodology -name method_1
get_pins -of_objects [get_methodology_violations -name method_1]
```

- get\_methodology\_checks
- list\_property
- report\_methodology
- report\_property



# get\_msg\_config

Returns the current message count, limit, or the message configuration rules previously defined by the set\_msg\_config command.

### **Syntax**

get\_msg\_config [-id <arg>] [-severity <arg>] [-rules] [-limit] [-count]
[-quiet] [-verbose]

#### **Returns**

Nothing

### **Usage**

Name	Description
[-id]	The message id to match. Should be used in conjunction with -limit or -count Default: empty
[-severity]	The message severity to match. Should be used in conjunction with -limit or -count Default: empty
[-rules]	Show a table displaying all message control rules for the current project
[-limit]	Show the limit for the number of messages matching either -id or -severity that will be displayed
[-count]	Show the number of messages matching either -id or -severity that have been displayed
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

# **Description**

Returns the current message limit or count applied to a specified message ID or severity, or returns all message configuration rules defined in the current project. Message configuration rules are defined using the <code>set\_msg\_config</code> command.



When used with -count this command will display the total number of messages that have been generated with the matching message id, or for the specified severity.



**IMPORTANT:** The <code>get\_msg\_config</code> command reports the message count for the original CPU process from which Vivado was launched. Any sub-processes that the Vivado Design Suite launches, such as sub-processes used by the <code>launch\_runs</code> command to launch synthesis and implementation runs, will not be reported in the message count. This can create confusion when the message count returned by <code>get\_msg\_config -count</code> is different from what is displayed in the Vivado IDE for instance, or different from what you expect. For this reason, the <code>-count</code> option is best used for non-project based designs.

When used with <code>-limit</code> this command will display the current limit of messages with the matching message id, or for the specified severity.

When used with -rules, it will display a table of all message configuration rules currently in effect.

**NOTE:** You can only return the limit, the count, or the rules in a single <code>get\_msg\_config</code> command. An error is returned if more than one action is attempted.

#### **Arguments**

-id <arg> - (Optional) The message ID, which is included in all returned messages. For example, "Common 17-54" and "Netlist 29-28".

-severity <value> - (Optional) The severity of the message. There are five message severities:

- ERROR An ERROR condition implies an issue has been encountered which will render design results unusable and cannot be resolved without user intervention.
- {CRITICAL WARNING} A CRITICAL WARNING message indicates that certain input/constraints will either not be applied or are outside the best practices for a FPGA family. User action is strongly recommended.

**NOTE:** Since this is a two word value, it must be enclosed in {}.

- WARNING A WARNING message indicates that design results may be sub-optimal because constraints or specifications may not be applied as intended. User action may be taken or may be reserved.
- INFO An INFO message is the same as a STATUS message, but includes a severity and message ID tag. An INFO message includes a message ID to allow further investigation through answer records if needed.
- STATUS A STATUS message communicates general status of the process and feedback to the user regarding design processing. A STATUS message does not include a message ID.

-rules - (Optional) Return the message configuration rules in the current project as defined by the set msg config command.

**NOTE:** When -rule is specified, all configuration rules for the current project are returned regardless of any message qualifier such as -id or -severity.

- -limit (Optional) Return the current limit of messages that match the message ID or the message severity.
- -count (Optional) Return the current count of messages that match the specified message ID or message severity.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

### **Examples**

The following example gets the current count of the specified INFO message:

```
get msg config -id "Common 17-81" -count
```

The following example returns the message configuration rules in the current project:

```
get msg config -rules
```

- reset\_msg\_config
- set\_msq\_config



# get\_net\_delays

Get the routed or estimated delays in picoseconds on a net from the driver to each load pin.

### **Syntax**

get\_net\_delays -of\_objects <args> [-regexp] [-nocase] [-patterns <arg>]
[-filter <arg>] [-to <args>] [-interconnect\_only] [-quiet] [-verbose]

#### **Returns**

Net\_delays

### **Usage**

Name	Description
-of_objects	Get 'net_delay' objects of these types: 'net'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-patterns]	Match the 'net_delay' objects against patterns. Default: *
[-filter]	Filter list with expression
[-to]	Get the delay of the net to the given terminal(s) or port(s).
[-interconnect_only]	Include only interconnect delays. The default is to include the intra-site delay.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Timing, Netlist, Object

# Description

Get delay objects for the specified nets in the current design, from the driver to each load pin, or to specified load pins, through specific pins.

The delay object contains properties defining the maximum and minimum delays for the fast and slow process corners. Use the <code>get\_property</code> command to extract the property of interest from the delay object. Delay property values on the delay object are specified in picoseconds.



**TIP:** In most cases the Vivado tools return delay values specified in nanoseconds, but the delay object uses picoseconds.



The values returned are calculated or estimated depending upon whether the net is routed. Delay values can include the actual delay of routed interconnect, or estimated net delays for unrouted nets. The net delay can also include delay through logic elements or device sites, or just include the interconnect delay.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

The get\_net\_delays command returns the delay objects for the specified nets, or returns an error if it fails.

### **Arguments**

-of\_objects <arg> - (Required) Get the net delays of the specified net objects. This option can be used to reduce the amount of data returned by the get\_net\_delays command.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get nets in the case of the get net delays command.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-patterns <arg> - (Optional) Match net\_delays against the specified patterns. The default pattern is the wildcard '\*' which gets a list of all net\_delays in the project. More than one pattern can be specified to find multiple pins based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_net\_delays based on property values
on the delay objects. You can find the properties on an object with the report\_property
or list\_property commands. In the case of the delay object, "NET", "FAST\_MAX" and
"FAST\_MIN" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".



For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-to <args> - (Optional) Specifies the endpoints of nets for delay calculation. Pin, port, and pip objects can be specified as endpoints.

-interconnect\_only - (Optional) Include only interconnect delays to determine the delay on the net due to routing. The default is to also include the intra-site delay into the delay calculation.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example gets the interconnect delay values for the specified net, and returns it in the form of a delay object:

```
report_property -all [lindex [get_net_delays -interconnect_only \
-of objects [get nets control reg[*]]] 16 ]
```



**TIP:** The FAST\_MAX, FAST\_MIN, SLOW\_MAX, and SLOW\_MIN properties on the delay object are reported in picoseconds.

- get\_pins
- get\_pips
- get\_ports
- get\_property
- list\_property
- report\_property



# get\_nets

Get a list of nets in the current design.

### **Syntax**

```
get_nets [-hsc <arg>] [-hierarchical] [-regexp] [-nocase]
[-filter <arg>] [-of_objects <args>] [-match_style <arg>]
[-top_net_of_hierarchical_group] [-segments] [-boundary_type <arg>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of net objects

## **Usage**

Name	Description
[-hsc]	Hierarchy separator Default: /
[-hierarchical]	Search level-by-level in current instance
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get nets of these pins, ports, cells, timing paths or clocks, drc violations
[-match_style]	Style of pattern matching, valid values are ucf, sdc Default: sdc
[-top_net_of_hierarchical _group]	Return net segment(s) which belong(s) to the high level of a hierarchical net
[-segments]	Return all segments of a net across the hierarchy
[-boundary_type]	Return net segment connected to a hierarchical pin which resides at the same level as the pin (upper) or at the level below (lower), or both. Valid values are: upper, lower, both Default: upper
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match net names against patterns Default: *

# **Categories**

SDC, XDC, Object



### **Description**

Gets a list of nets in the current design that match a specified search pattern. The default command gets a list of all nets in the current\_instance of the open design, as specified by the current instance command.

You can use the -hierarchical option to extract nets from the hierarchy of the current design.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

### **Arguments**

-hsc <arg> - (Optional) The default hierarchy separator is '/'. Use this argument to specify a different hierarchy separator.

-hierarchical - (Optional) Get nets from all levels of the design hierarchy starting at the current instance. Without this argument, the command will only get nets from the current instance, as set by the current\_instance command. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical net name. For instance, searching for U1/\* searches each level of the hierarchy for nets with U1/ in the name. This may not return the intended results. See get cells for examples of -hierarchical searches.

**NOTE:** When used with -regexpr, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_nets based on property values on the nets.
You can find the properties on an object with the report\_property or list\_property
commands. In the case of the nets object, "PARENT", "TYPE" and "MARK\_DEBUG" are some of
the properties that can be used to filter results.



The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get a list of the nets connected to the specified cells, pins, ports, or clocks; or nets associated with specified DRC violation objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-match\_style [sdc | ucf] - (Optional) Indicates that the search pattern matches UCF constraints or SDC constraints. The default is SDC.

-top\_net\_of\_hierarchical\_group - (Optional) Returns the top-level net segment of a hierarchical net, or nets, or the top-level net segments of all nets. Use this option with -segment to return the top-level net segment from all the segments of a hierarchical net.

-segments - (Optional) Get all the segments of a hierarchical net, across all levels of the hierarchy. This differs from the -hierarchical argument in that it returns all segments of the specified net, rather than just the specified net.



**IMPORTANT:** The -segments option is applied after the -filter option has eliminated nets that do not match the filter pattern. Because of this, you may expect to see net segments returned that have already been filtered out of the returned results. To change this behavior, you can use the filter command rather than the -filter option to apply the -segments option to the get\_nets command, and then filter the segments returned. See the **Examples** for more information.

-boundary\_type [ upper | lower | both ] - (Optional) Gets the net segment at the level (upper) of a specified hierarchical pin, at the level below (lower) the pin or port, or both the level of and the level below. Valid values are upper, lower, or both. The default value is upper.

**NOTE:** This argument must be used with the -of\_objects argument to specify the hierarchical pin.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match nets against the specified patterns. The default pattern is
the wildcard '\*' which returns a list of all nets in the project. More than one pattern can be
specified to find multiple nets based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example runs the report\_drc command on the current design, returns the list of violations in the specified DRC report, and then returns any nets associated with the driverless net rule (NDRV):

```
report_drc -name drc_1
get_drc_violations -name drc_1
get nets -of objects [get drc violations -name drc 1 NDRV*]
```

The following example returns a list of nets that have been marked for debug with the connect\_debug\_port command:

```
get nets -hier -filter {MARK DEBUG==1}
```

This example returns the net attached to the specified hierarchical pin object, then returns the net segments attached to the pin object, then returns the top-level net segment attached to the pin object:

```
get_nets \
    -of [get_pins cpuEngine/or1200_cpu/or1200_sprs/esr_reg[9]_i_3/I0]
cpuEngine/or1200_cpu/or1200_sprs/flagforw

get_nets -segments \
    -of [get_pins cpuEngine/or1200_cpu/or1200_sprs/esr_reg[9]_i_3/I0]
cpuEngine/or1200_cpu/or1200_alu/flagforw cpuEngine/or1200_cpu/flagforw
cpuEngine/or1200_cpu/or1200_sprs/flagforw

get_nets -top -segments \
    -of [get_pins cpuEngine/or1200_cpu/or1200_sprs/esr_reg[9]_i_3/I0]
cpuEngine/or1200_cpu/flagforw
```

In the following example, the first command applies the <code>-filter</code> to find nets that have the IS\_INTERNAL property, and then <code>-segment</code> is applied to return the segments of those nets. This command returns 0 net segments (and a warning). The second command, returns the segments of all nets, and filters the results to find the segments that have the IS\_INTERNAL property, of which there are 448:

```
llength [get_nets -segments -filter {IS_INTERNAL}]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -segments
-filter IS_INTERNAL'.
0
llength [filter [get_nets -segments] {IS_INTERNAL}]
448
```



- connect\_debug\_port
- current\_instance
- get\_cells
- get\_clocks
- get\_drc\_violations
- get\_pins
- get\_ports
- list\_property
- report\_drc
- report\_property



# get\_nodes

Get a list of nodes in the device.

### **Syntax**

```
get_nodes [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-uphill] [-downhill] [-flyover] [-from <args>] [-to <args>] [-quiet]
[-verbose] [<patterns>]
```

#### **Returns**

**Nodes** 

## **Usage**

Name	Description
[-of_objects]	Get 'node' objects of these types: 'net tile node bel_pin site_pin wire pip speed_model'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-uphil1]	Get the nodes uphill (driver) from the site_pin, pip, node or tile(s) provided in the -of_objects.
[-downhill]	Get the nodes downhill (loads) from the site_pin, pip, node or tile(s) provided in the -of_objects.
[-flyover]	Get the nodes that fly over the given tile(s).
[-from]	-from <pip pin="" site=""> Return the nodes beginning at this pip or site pin. May be used in combination with uphill. Default is downhillall is implied.</pip>
[-to]	-to <pip pin="" site=""> Return the nodes ending at this wire or site pin. May be used in combination with uphill. Default is downhillall is implied.</pip>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'node' objects against patterns. Default: *

# **Categories**

Object, XDC



### **Description**

Returns a list of nodes on the device that match a specified search pattern in an open design. The default command gets a list of all nodes on the device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

### **Arguments**

-of\_objects <args> - (Optional) Return the nodes of the specified nets, tiles, nodes, bel\_pins, site\_pins, wires, speed\_model or pip objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - Filter the results list with the specified expression. The -filter argument
filters the list of objects returned by get\_nodes based on property values on the nodes.
You can find the properties on an object with the report\_property or list\_property
commands. Any property/value pair can be used as a filter. In the case of the node object,
"IS\_INPUT\_PIN", "IS\_BEL\_PIN" and "NUM\_WIRES" are some of the properties that can be used
to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

get pins \* -filter {DIRECTION == IN && NAME !~ "\*RESET\*"}



Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

- -uphill (Optional) Return the nodes uphill of objects specified by the -of\_objects option. Uphill nodes precede the specified object in the logic network.
- -downhill (Optional) Return the nodes downhill of objects specified by the -of\_objects option. Downhill nodes follow the specified object in the logic network.
- -flyover (Optional) Return the nodes that pass through (or flyover) the specified tiles.
- -from <args> (Optional) Defines the starting points of the nodes to get from site\_pin or pip objects. This option can be combined with -uphill. The default is to return nodes downhill of a start point. By default, all nodes will be returned.
- -to <args> (Optional) Defines the ending points of the nodes to get from site\_pin or pip objects. This option can be combined with -uphill. The default is to return nodes downhill of a start point to the specified end point. By default, all nodes will be returned.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Return nodes matching the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all nodes on the device. More than one search
pattern can be specified to find nodes based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example returns the nodes associated with the specified tile:

```
get nodes -of objects [get tiles CLBLM R X11Y158]
```

The following example returns the nodes downhill from the specified node:

```
get nodes -downhill -of objects [get nodes LIOB33 SING X0Y199/IOB PADOUT0]
```

- get\_nodes
- get\_site\_pins
- get\_tiles
- get\_wires
- list property
- report\_property



# get\_objects

Get a list of HDL objects in one or more HDL scopes as per the specified pattern.

### **Syntax**

```
get_objects [-filter <arg>] [-r] [-regexp] [-nocase] [-quiet]
[-verbose] [<patterns>...]
```

#### **Returns**

Returns all the objects found given the specified pattern

### **Usage**

Name	Description
[-filter]	filters <patterns> according to the specified property-matching expressions</patterns>
[-r]	Searches recursively for objects
[-regexp]	Search using regular expressions, search design objects from which to create wave objects by design object name. The application supplying the design objects determines how the match is to be performed. Items must be strings.
[-nocase]	Perform a case insensitive match (only used with regexp)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Patterns to search for. Default is * where all HDL objects are returned

## **Categories**

Simulation

## **Description**

Returns a list of HDL objects matching the specified search pattern in one or more HDL scopes.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event. HDL constants include Verilog parameters and localparams, and VHDL generic and constants.

The HDL scope, or scope, is defined by a declarative region in the HDL code such as a module, function, task, process, or begin-end blocks in Verilog. VHDL scopes include entity/architecture definitions, block, function, procedure, and process blocks.



### **Arguments**

 $-recursive \mid -r -$  (Optional) Apply the command to the current scope, and all sub-scopes of the current scope.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_objects based on property values
on the objects. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the HDL object, "NAME", "SCOPE" and "TYPE"
are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match HDL objects against the specified patterns. The default
pattern is the wildcard '\*' which returns all the children in the current scope. The search pattern
can be defined in two ways:

- <patterns> Specifies only the search pattern for the objects to get. This method returns all objects in the current scope (and any sub-scopes when -recursive is used).
- <scope> /<pattern> Specifies the scope of interest, relative to the current scope, and
  the pattern for objects to locate. In this case, the specified <scope>, and any sub-scopes
  of it if -recursive is used, are identified starting from the current scope. Then all objects
  matching the search pattern are identified and returned.

### **Examples**

The following example specifies the current\_scope, then gets all HDL objects in that scope:

```
current_scope ./cpuEngine
get objects
```

The following example returns the count of all objects in the current scope, and then returns the count of all objects in the current scope, and all sub-scopes of it:

```
llength [get_objects]
   182
llength [get_objects -recursive ]
   2182
```

The following example specifies the <scope> </pattern> search pattern as discussed above. Notice that the cpuEngine scope and various sub-scopes of it are identified, then objects matching the cl\* pattern in those scopes are returned:

```
get_objects -recursive -filter {type == internal_signal} cpuEngine/cl*
  /top/cpuEngine/clk_i
  /top/cpuEngine/iwb_biu/clk
  /top/cpuEngine/iwb_biu/clmode
  /top/cpuEngine/or1200_cpu/clk
  ...
  /top/cpuEngine/or1200 immu top/or1200 immu tlb/itlb mr ram/clk
```

Search the current scope, and all sub-scopes, for any internal signals whose names start with cl or ma:

```
get objects -recursive -filter {type == internal signal} ma* cl*
```

- current\_scope
- list\_property
- report\_objects
- report\_property



# get\_package\_pins

Get a list of package pins.

### **Syntax**

```
get_package_pins [-regexp] [-nocase] [-filter <arg>] [-of_objects
<args>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of package pin objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the list of package pin objects of these sites, bels, iobanks, pkgpin_bytegroups, pkgpin_nibbles, or ports.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match list of package pin objects against patterns Default: *

## **Categories**

XDC, Object

### **Description**

Gets a list of the pins on the selected package for the target device. The default command gets a list of all pins on the package.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_package\_pins based on property
values on the pins. You can find the properties on an object with the report\_property
or list\_property commands. In the case of the package pin object, "IS\_CLK\_CAPABLE",
"IS\_VREF" and "IS\_GLOBAL\_CLK" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the package pins connected to the specified objects. Valid objects include sites, bels, iobanks, pkgpin\_bytegroups, pkgpin\_nibbles, or ports.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match pins against the specified patterns. The default pattern is the
wildcard '\*' which returns all pins on the package. More than one pattern can be specified to
find multiple pins based on different search criteria.

### **Examples**

The following example gets a list of the package pins associated with the specified bytegroup of an UltraScale device:

```
get package pins -of [get pkgpin bytegroups BANK44 BYTE0]
```

The following example gets the number of clock capable (CC) pins on the package:

```
llength [get package pins -filter {IS CLK CAPABLE==1}]
```

**NOTE:** If there are no pins matching the pattern you will get a warning.

- get\_package\_pins
- get\_pkgpin\_bytegroups
- get\_ports
- get\_sites
- list\_property
- place\_ports
- report\_property



# get\_param

Get a parameter value.

#### **Syntax**

get param [-quiet] [-verbose] <name>

#### Returns

Parameter value

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Parameter name

# **Categories**

PropertyAndParameter

### **Description**

This command gets the currently defined value for a specified tool parameter. These parameters are user-definable configuration settings that control various behaviors within the tool. Refer to report\_param for a description of what each parameter configures or controls.

## **Arguments**

<name> - (Required) The name of the parameter to get the value of. The list of user-definable
parameters can be obtained with list\_param. This command requires the full name of the
desired parameter. It does not perform any pattern matching, and accepts only one parameter
at a time.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example returns the current value of the MaxThreads parameter used for multi-threaded processes:

get\_param general.MaxThreads

- list\_param
- report\_param
- reset\_param
- set\_param



# get\_partition\_defs

Get a list of PartitionDefs.

#### **Syntax**

get\_partition\_defs [-regexp] [-nocase] [-filter <arg>] [-quiet]
[-verbose] [<patterns>]

#### **Returns**

List of PartitionDef objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match run names against patterns Default: *

## **Categories**

Object, Partition

### **Description**



**IMPORTANT:** You must first define the project as a Partial Reconfiguration (PR) project by setting the PR\_FLOW property on the project to TRUE, or by using the **Tools > Enable Partial Reconfiguration** command.

Get a list of all Partition Definition (partitionDef) objects in the current design, or the partitionDefs that match a specified search pattern.

The Partial Reconfiguration flow lets you create Partition Definitions (partitionDefs) from hierarchical cells in a design, and to specify reconfigurable modules (RMs) to be assigned to these partitionDefs to create a unique configurations of the design based on the combination of the core design and one or more RMs. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.



This command returns a list of partitionDef objects, or returns an error if the command fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_partition\_defs</code> based on property values on the partitionDefs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "partitionDef" object, "DEFAULT\_RM" and "LIBRARY" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match partitionDefs against the specified search pattern. The default
pattern is the wildcard '\*' which gets a list of all partitionDefs in the project.

# **Example**

The following example gets all of the partitionDef objects in the project:

get\_partition\_defs

- create\_partition\_def
- delete\_partition\_defs
- set\_property



# get\_parts

Get a list of parts available in the software.

### **Syntax**

```
get_parts [-regexp] [-filter <arg>] [-of_objects <args>] [-quiet]
[-verbose] [<patterns>]
```

#### Returns

List of part objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-filter]	Filter list with expression
[-of_objects]	Get the parts of the objects specified: project, design, or run.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match part names against patterns Default: * Values: The default search pattern is the wildcard *, or .* when -regexp is specified.

# **Categories**

#### Object

### Description

Gets a list of parts that match a specified search pattern. The default command gets a list of all parts.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_parts based on property values on the parts. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the part object, "DEVICE", "FAMILY" and "SPEED" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Return the parts of the specified project, design, or run objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match parts against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all parts. More than one search pattern can be specified to
find parts based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example gets a list of 7vx485t parts, speed grade -1:

```
get parts -filter {DEVICE =~ xc7vx485t* && speed == -1}
```

The following example gets the number of 7 series and 6 series Virtex parts:

```
llength [get parts -regexp {xc7v.* xc6V.*} -nocase]
```

**NOTE:** If there are no parts matching the pattern, the tool will return a warning.

- list\_property
- report\_property



# get\_path\_groups

Get a list of path groups in the current design.

### **Syntax**

get\_path\_groups [-regexp] [-nocase] [-quiet] [-verbose] [<patterns>]

#### Returns

List of path groups

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match path group names against patterns Default: *

## **Categories**

XDC, Object

## Description

Gets a list of timing path groups in the current project that match a specified search pattern. The default command gets a list of all path groups in the design.

Path groups are automatically created when a new clock is created in the design, containing all paths in that clocks domain. Path groups can also be manually created with the use of the group path command.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match path groups against the specified patterns. The default
pattern is the wildcard '\*' which gets all path groups in the project.

# **Examples**

The following example gets a list of all the path groups in the design.

```
get path groups
```

The following example gets all path groups with the string "Clk" somewhere in the name:

```
get path groups *Clk*
```

**NOTE:** If no path groups match the pattern you will get a warning.

#### See Also

group\_path



# get\_pblocks

Get a list of Pblocks in the current design.

### **Syntax**

```
get_pblocks [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of Pblock objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get Pblocks of these cells
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match Pblock names against patterns Default: *

# **Categories**

Object, Floorplan, XDC

## **Description**

Gets a list of Pblocks defined in the current project that match a specific pattern. The default command gets a list of all Pblocks in the project.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_pblocks based on property values
on the Pblocks. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the Pblock object, "NAME" and "GRID\_RANGES"
are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of objects <arg> - (Optional) Get the Polocks to which the specified cells are assigned.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match Pblocks against the specified patterns. The default pattern is
the wildcard '\*' which returns all Pblocks in the project.

## **Examples**

The following example gets a list of all Pblocks in the current project:

```
get_pblocks
```

The following example gets a list of all Pblocks which do not have a Slice Range defined:

```
get pblocks -filter {GRIDTYPES !~ SLICE}
```

The following example gets the Pblock assignments of the specified cell:

```
get pblocks -of [get cells CORE/BR TOP/RLD67 MUX/REG PMBIST C1]
```

- create\_pblock
- get\_cells



# get\_pins

Get a list of pins in the current design.

### **Syntax**

```
get_pins [-hsc <arg>] [-hierarchical] [-regexp] [-nocase]
[-leaf] [-filter <arg>] [-of_objects <args>] [-match_style <arg>]
[-include replicated objects] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of pin objects

#### **Usage**

Name	Description
[-hsc]	Hierarchy separator Default: /
[-hierarchical]	Search level-by-level in current instance
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-leaf]	Get leaf/global pins of nets with -of_objects
[-filter]	Filter list with expression
[-of_objects]	Get pins of these cells, nets, timing paths, clocks, drc violations
[-match_style]	Style of pattern matching, valid values are ucf, sdc Default: sdc
[-include_replicated_objects]	Include replicated objects when searching for patterns. This option is valid only when patterns is specified.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match pin names against patterns Default: *

# **Categories**

SDC, XDC, Object



### Description

Gets a list of pin objects in the current design that match a specified search pattern. The default command gets a list of all pins in the current\_instance of the open design, as specified by the current\_instance command. You can use the -hierarchical option to extract pins from the hierarchy of the current design.



**IMPORTANT:** Because there are so many pins in the design, the <code>get\_pins</code> command can cause performance issues, and add significant time to processing design constraints. In many cases, a design constraint that is written with the <code>get\_pins</code> command can be rewritten using the <code>get\_cells</code> command, as shown in the examples, to significantly improve constraint processing and performance of the Vivado tool.

The <code>get\_pins</code> command also includes an option to get all replicated pins that are added to a design during physical optimization, or <code>phys\_opt\_design</code>. The use of the <code>-include\_replicated\_objects</code> option returns the pins on replicated cells when the pins of an original cell are returned. You can use this option to ensure that constraints or properties that are applied to the pins of a cell are also applied to the pins of its replicated cells.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

### **Arguments**

-hsc <arg> - (Optional) The default hierarchy separator is '/'. Use this argument to specify a different hierarchy separator.

-hierarchical - (Optional) Get pins from all levels of the design hierarchy starting from the level of the current\_instance, or from the top of the current design. Without this argument, the command will only get pins from the current\_instance of the design hierarchy. When using -hierarchical, the search pattern should not contain a hierarchy separator because the search pattern is applied at each level of the hierarchy, not to the full hierarchical cell name. For instance, searching for U1/\* searches each level of the hierarchy for pins with U1/ in the name. This may not return the intended results. See <code>get\_cells</code> for examples of -hierarchical searches.

**NOTE:** When used with -regexpr, the specified search string is matched against the full hierarchical name, and the U1/\* search pattern will work as intended.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.



-leaf - (Optional) Include leaf pins, from primitive or black box cells, for the objects specified with the  $-of_object$  argument.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_pins based on property values on the pins. You can find the properties on an object with the report\_property or list\_property commands. In the case of the pins object, "PARENT" and "TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

-of\_objects <arg> - (Optional) Get the pins connected to the specified cell, clock, timing path, or net; or pins associated with specified DRC violation objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-match\_style [sdc | ucf] - (Optional) Indicates that the search pattern matches UCF constraints or SDC constraints. The default is SDC.

-include\_replicated\_objects - (Optional) Include pins that have been added through replication of cell instances during optimization. This option is valid only when specified with <patterns>, and returns the pins matching the specified pattern, from replicated cell instances. As a default, the get pins command does not return the pins of replicated cells.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match pins against the specified patterns. The default pattern is the wildcard '\*' which gets a list of all pins in the project. More than one pattern can be specified to find multiple pins based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.



### **Examples**

The following example gets a list of pins attached to the specified cells:

```
get_pins -of_objects [get_cells usb*]
```

**NOTE:** If there are no pins matching the pattern, the tool will return a warning.

This example shows how using <code>get\_cells</code> can improve the performance of the <code>get\_pins</code> command:

```
[get_pins -hier * -filter {NAME=~xx*/yy*}]
can be rewritten as:
[get pins -filter {REF PIN NAME=~yy*} -of [get cells -hier xx*]]
```

The following shows how rewriting the set\_max\_delay constraint can significantly improve performance:

```
set_max_delay 15 -from [get_pins -hier \
    -filter name=~*/aclk_dpram_reg*/*/CLK] \
    -to [get_cells -hier -filter name=~*/bclk_dout_reg*] -datapath_only

can be rewritten as:

set_max_delay 15 -from [get_pins -of \
    [get_cells -hier -filter name=~*aclk_dpram_reg*/*] \
    -filter {REF_PIN_NAME == CLK}] \
    -to [get_pins -of [get_cells -hier -filter {name =~ */bclk_dout_reg*}] \
    -filter {REF_PIN_NAME == D}] -datapath only
```



**TIP:** Although the second command syntax is more complex, the performance gains can be significant.

This example runs the report\_drc command on the current design, and then returns any pins associated with DRC violations:

```
report_drc -name drc_1
get_pins -of_objects [get_drc_violations]
```

- current\_instance
- get\_cells
- get\_drc\_violations
- list\_property
- phys\_opt\_design
- report\_drc
- report\_property
- set\_max\_delay



# get\_pips

Get a list of programmable interconnect points (pips) on the current device.

### **Syntax**

get\_pips [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>]
[-uphill] [-downhill] [-from <args>] [-to <args>] [-quiet] [-verbose]
[<patterns>]

#### **Returns**

Pips

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the pips of these sites, tiles, wires, nodes, pips, or nets.
[-uphill]	Get the pips uphill from the provided wire or pip.
[-downhill]	Get the pips downhill from the provided wire or pip.
[-from]	-from <pip pin="" site=""> Return the ordered list of pips beginning at this pip or site pin. May be used in combination with uphill. Default is downhillall is implied.</pip>
[-to]	-to <pip pin="" site=""> Return the ordered list of pips ending at this wire or site pin. May be used in combination with uphill. Default is downhillall is implied.</pip>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match pips against patterns Default: *

# **Categories**

Object, XDC

## **Description**

Programmable interconnect points, or PIPs, provide the physical routing paths on the device used to connect logic networks. This command returns a list of PIPs on the device that match a specified search pattern. The command requires a design to be open.



The default command gets a list of all PIPs on the device. However, this is not a recommended use of the command due to the number of pips on a device. You should specify the -of objects argument to limit the number of pips returned.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_pips</code> based on property values on the PIPs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the PIP object, "IS\_DIRECTIONAL" and "FROM\_PIN" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```



-of\_objects <args> - (Optional) Return the PIPs of the specified sites, tiles, wires, nodes, pips, or nets objects. Xilinx recommends that you always use the -of\_objects argument to limit the runtime and memory used by the get\_pips command. The number of programmable interconnect points returned can be considerable.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

- -uphill (Optional) Return the PIPs uphill of the specified wire or PIPs. Uphill PIPs precede the specified object in the logic network.
- -downhill (Optional) Return the PIPs downhill of the specified wire or PIPs. Downhill PIPs follow the specified object in the logic network.
- -from <args> (Optional) Defines the starting points of the pips to get from wire or site\_pin objects. This option can be combined with -uphill. The default is to return pips downhill of a start point. By default, all pips will be returned.
- -to <args> (Optional) Defines the ending points of the pips to get from wire or site\_pin objects. This option can be combined with -uphill. The default is to return pips downhill of a start point to the specified end point. By default, all pips will be returned.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<patterns> - (Optional) Return PIPs matching the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all PIPs on the device. More than one search
pattern can be specified to find PIPs based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

### **Examples**

The following example returns the PIPs associated with the specified tile:

get pips -of object [get tiles DSP R X9Y75]

- get\_sites
- get tiles
- get\_wires
- list\_property
- report\_property



# get\_pkgpin\_bytegroups

Get a list of package pin byte groups.

### **Syntax**

get\_pkgpin\_bytegroups [-regexp] [-nocase] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>]

#### Returns

Pin\_group

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the pin_group of these package_pins, iobank, site, or port.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match pin_group against patterns Default: *

## **Categories**

XDC, Object

### Description

Gets a list of the byte groups on the I/O banks of the current Xilinx UltraScale device.

For 7 series devices, the hierarchy of IO Banks is divided into two object types: I/O Banks and Package Pins. For Xilinx UltraScale FPGA devices, the IO Bank hierarchy includes two additional divisions: Byte groups and Nibbles.

The relationships of these objects on an UltraScale device are defined as follows:

- An iobank has 2 or 4 bytegroups.
- Each pkgpin\_bytegroup has 2 nibbles, an upper and lower, and has 13 package pins.
- Each pkgpin\_nibble has 6 or 7 pins, and is the upper or lower nibble of the pkgpin\_bytegroup.
- A package\_pin is one pin of an iobank, a pkgpin\_bytegroup, or a pkgpin\_nibble.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_pkgpin\_bytegroup</code> based on property values on the objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the <code>pkgpin\_bytegroup</code> object, "NAME", and "IOBANK" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the pkgpin\_bytegroups of the specified iobank, site, port, or package pin objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match pkgpin\_bytegroups against the specified patterns. The default
pattern is the wildcard '\*' which returns all pkgpin\_bytegroups. More than one pattern can be
specified to find multiple pins based on different search criteria.

#### **Examples**

The following example gets a list of all pins on the package of the target device:

get pkgpin bytegroups -of [get iobanks 44]

- get\_iobanks
- get\_package\_pins
- list\_property
- report\_property



# get\_pkgpin\_nibbles

Get a list of pkgpin nibbles.

#### **Syntax**

get\_pkgpin\_nibbles [-regexp] [-nocase] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>]

#### **Returns**

Pin nibble

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the pin_nibble of these package_pins, iobank, site, or port.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match pin_nibble against patterns Default: *

### **Categories**

XDC, Object

### Description

Return a list of nibbles, or half-bytes, on the I/O banks of the current Xilinx UltraScale device.

For 7 series devices, the hierarchy of IO Banks is divided into two object types: I/O Banks and Package Pins. For Xilinx UltraScale FPGA devices, the IO Bank hierarchy includes two additional divisions: Byte groups and Nibbles.

The relationships of these objects on an UltraScale device are defined as follows:

- An iobank has 2 or 4 bytegroups.
- Each pkgpin\_bytegroup has 2 nibbles, an upper and lower, and has 13 package pins.
- Each pkgpin\_nibble has 6 or 7 pins, and is the upper or lower nibble of the pkgpin\_bytegroup.
- A package\_pin is one pin of an iobank, a pkgpin\_bytegroup, or a pkgpin\_nibble.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_pkgpin\_nibbles</code> based on property values on the objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the <code>pkgpin\_nibble</code> object, "NAME", "IOBANK" and "TYPE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the pkgpin\_nibble objects of the specified package\_pins, iobank, site, or port.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match pkgpin\_nibbles against the specified patterns. The default
pattern is the wildcard '\*' which returns all pkgpin\_nibble objects on the current device.

#### **Examples**

The following example returns the Upper nibbles associated with the specified IO bank:

```
get pkgpin nibbles -of [get iobanks 44] -filter {TYPE == U}
```

- get\_iobanks
- get\_package\_pins
- list\_property
- report\_property



# get\_ports

Get a list of ports in the current design.

## **Syntax**

```
get_ports [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-match_style <arg>] [-scoped_to_current_instance] [-prop_thru_buffers]
[-quiet] [-verbose] [<patterns>]
```

#### Returns

List of port objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get ports of these nets, instances, sites, clocks, timing paths, io standards, io banks, package pins, drc violations
[-match_style]	Style of pattern matching, valid values are ucf, sdc Default: sdc
[-scoped_to_current_instance]	Match patterns on instance pins specified using current instance, and then find top level connected ports.
[-prop_thru_buffers]	Allow propagate through buffers when traversing to find top level terminals connected to pins of scoped instance.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match port names against patterns Default: *

## **Categories**

SDC, XDC, Object

## **Description**

Gets a list of port objects in the current design that match a specified search pattern. The default command gets a list of all ports in the design.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The
-filter argument filters the list of objects returned by get\_ports based on property values
on the ports. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the "ports" object, "PARENT" and "TYPE" are some
of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the ports connected to the specified nets, bels, sites, clocks, timing paths, io\_standards, iobanks, or package\_pins; or ports associated with specified DRC violation objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-match\_style [sdc | ucf] - (Optional) Indicates that the search pattern matches UCF constraints or SDC constraints. The default is SDC.



-scoped\_to\_current\_instance - (Optional) This returns the top-level pins of the current instance. Applies the specified search patterns> to find the instance pins on the current instance.

-prop\_thru\_buffers - (Optional) This option returns the top-level ports connected to pins on the current instance. This option can be used with the -scoped\_to\_current\_instance option to propagate the search from the pins of the current instance, through buffers, to the top-level ports of the design.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match ports against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all ports in the project. More than one pattern can be specified
to find multiple ports based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

#### **Examples**

The following example gets a list of pins attached to the specified cell:

```
get ports -of objects [lindex [get cells] 1]
```

**NOTE:** If there are no ports matching the pattern, the tool will return a warning.

The following example runs the report\_drc command on the current design, returns the list of violations in the specified DRC report, and then returns the ports associated with any violations of the unspecified I/O Standard rule (NSTD):

```
report_drc -name drc_1
get_drc_violations -name drc_1
get_ports -of_objects [get_drc_violations -name drc_1 NSTD*]
```

This example specifies a cell for the current instance, returns the pins scoped to the current instance, and returns the top-level ports connected to those pins:

```
current_instance [get_cells dac_spi*]
get_ports -scoped_to_current_instance
get_ports -scoped_to_current_instance -prop_thru_buffers
```



- current\_instance
- get\_cells
- get\_clocks
- get\_drc\_violations
- get\_nets
- get\_timing\_paths
- list\_property
- report\_drc
- report\_property



# get\_pplocs

Internal TCL task for reporting PPLOCs on pins or nets.

#### **Syntax**

get\_pplocs -nets <args> -pins <args> [-count] [-unlocked] [-locked]
[-level <arg>] [-quiet] [-verbose]

#### **Returns**

PPLOC nodes or number of PPLOCs

### **Usage**

Name	Description
-nets	List of nets to report its PPLOCs
-pins	List of pins to report its PPLOCs
[-count]	Count number of PPLOCs;; Do not report PPLOC or node names.
[-unlocked]	Report unlocked/unfixed PPLOCs only
[-locked]	Report locked/fixed PPLOCs only; use -level to specify locked level.
[-level]	Specify locked level; Valid values are placement and routing. Default: placement
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report



# get\_pr\_configurations

Get a list of partition configurations.

#### **Syntax**

get\_pr\_configurations [-regexp] [-nocase] [-filter <arg>] [-quiet]
[-verbose] [<patterns>]

#### Returns

List of Configuration objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match run names against patterns Default: *

### **Categories**

Object, Partition

#### **Description**

Get a list of PR configuration objects in the current project.

In the Partial Reconfiguration (PR) design flow, the PR configuration lets you specify a reconfigurable module (RM) to assign to a specific instance of a Partition Definition (partitionDef). This flow lets you create unique configurations of the design based on the combination of the core design and one or more RMs. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.

This command returns a list of PR configuration objects, or returns an error if the command fails.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_pr\_configurations based on property values on the configurations. You can find the properties on an object with the report property or list property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match PR configurations against the specified search pattern. The
default pattern is the wildcard '\*' which gets a list of all PR configurations in the project.



# **Example**

The following example gets all of the PR configuration objects in the project:

get\_pr\_configurations

- create\_partition\_def
- create\_pr\_configuration
- create\_reconfig\_module
- delete\_pr\_configurations
- setup\_pr\_configurations



# get\_primitives

Get a list of available unisim primitives for a part.

#### **Syntax**

```
get_primitives [-regexp] [-nocase] [-filter <arg>] [-part <arg>]
[-retarget] [-macro] [-hierarchy] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Primitive types

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-part]	Part to get primitives for
[-retarget]	Include primitive types that will be automatically retargeted to the current (or specified) part
[-macro]	Include primitive types that always convert into more basic, natively supported primitives, such as logic gates
[-hierarchy]	Include primitive types that will be automatically expanded into a hierarchy of leaf cells during implementation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match primitive types against patterns Default: *

## **Categories**

Object

## Description

Get a list of all supported primitives for the specified device. This command can be used on an open elaborated, synthesized, or implemented design, in which case it will get the PART from the current design. You can also specify the -part option to return the primitives for any device.

By default the command always returns native primitives that can be placed on the target part without modification. The -retarget, -macro, and -hierarchy options add additional primitives to the list returned.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_primitives</code> based on property values on the object. You can find the properties on an object with the <code>report\_property</code> or list <code>property</code> commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-part <arg> - (Optional) Get a list of primitives for the specified part.

-retarget - (Optional) Include primitives that are automatically re-targeted to the current or specified part.

-macro - (Optional) Include macro primitives that convert into more basic primitives, such as logic gates.

-hierarchy - (Optional) Include primitives that will be automatically expanded into a hierarchy of leaf cells during implementation.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Required) Match primitives against the specified patterns.

# **Examples**

The following example gets the native primitives for the current part, and includes macro primitives:

get primitives -macro

- get\_cells
- get\_libs
- get\_lib\_pins
- get\_lib\_cells
- get\_parts
- list\_property
- report\_property



# get\_projects

Get a list of projects.

#### **Syntax**

get\_projects [-regexp] [-nocase] [-filter <arg>] [-quiet] [-verbose]
[<patterns>]

#### Returns

List of project objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match project names against patterns Default: *

### **Categories**

Object, Project

### **Description**

Gets a list of open projects that match the specified search pattern. The default gets a list of all open projects.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_projects based on property values
on the projects. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the "projects" object, "NAME", "DIRECTORY" and
"TARGET\_LANGUAGE" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match projects against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all parts. More than one pattern can be specified to find
multiple projects based on different search criteria.



### **Examples**

The following example gets a list of all open projects.

```
get projects
```

The following example sets a variable called project\_found to the length of the list of projects returned by get\_projects, then prints either that projects were found or were not found as appropriate:

```
set project_found [llength [get_projects ISC*] ]
if {$project_found > 0} {puts "Project Found."} \
    else {puts "No Projects Found."}
```

**NOTE:** If there are no projects matching the pattern you will get a warning.

- create\_project
- current\_project
- open\_project



## get\_property

Get properties of object.

#### **Syntax**

get property [-min] [-max] [-quiet] [-verbose] <name> <object>

#### Returns

Property value

#### **Usage**

Name	Description
[-min]	Return only the minimum value
[-max]	Return only the maximum value
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of property whose value is to be retrieved
<object></object>	Object to query for properties

## **Categories**

Object, PropertyAndParameter, XDC

### Description

Gets the current value of the named property from the specified object or objects. If multiple objects are specified, a list of values is returned.

If the property is not currently assigned to the object, or is assigned without a value, then the get\_property command returns nothing, or the null string. If multiple objects are queried, the null string is added to the list of values returned.

If multiple objects are passed to the <code>get\_property</code> command, you can use the -min or -max options to return the smallest or greatest value of the property specified by name. This feature can be useful when setting timing constraints.



**RECOMMENDED:** For numeric properties, the min/max determination is based on numeric values. For all other properties, the determination is based on string sorting.

This command returns a value, or list of values, or returns an error if it fails.



### **Arguments**

-min - (Optional) When multiple <objects> are specified, this option examines the values of the property specified by <name>, and returns the smallest value from the list of objects. Numeric properties are sorted by value. All other properties are sorted as strings.

-max - (Optional) When multiple <objects> are specified, this option examines the values of the property specified by <name>, and returns the largest value from the list of objects. Numeric properties are sorted by value. All other properties are sorted as strings.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) The name of the property to be returned. The name is not case sensitive.

<objects> - (Required) One or more objects to examine for the specified property.

### **Examples**

The following example gets the NAME property from the specified cell:

```
get property NAME [lindex [get cells] 3]
```

The following example returns the smallest PERIOD property from the specified clock objects:

```
get_property -min PERIOD [get_clocks]
```

This example demonstrates the string based sorting of the SITE property for the specified ports:

```
get_property SITE [get_ports]
IOB_X1Y75 IOB_X1Y76 IOB_X1Y98 IOB_X1Y125 IOB_X0Y94 IOB_X1Y95 IOB_X1Y96
IOB_X1Y93 IOB_X1Y94

get_property -min SITE [get_ports]
IOB_X0Y94

get_property -max SITE [get_ports]
IOB_X1Y98
```

**NOTE:** While IOB\_X1Y125 is the largest site value on the port objects, the property value IOB\_X1Y98 is returned because of the sorting of the property values as strings.



- create\_property
- get\_cells
- get\_ports
- list\_property
- list\_property\_value
- report\_property
- reset\_property
- set\_property



# get\_reconfig\_modules

Get a list of ReconfigModules.

#### **Syntax**

get\_reconfig\_modules [-regexp] [-nocase] [-filter <arg>] [-of\_objects
<args>] [-quiet] [-verbose] [<patterns>]

#### Returns

List of ReconfigModule objects

### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get 'reconfigmodule' objects of these types: 'partitiondef'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match run names against patterns Default: *

## **Categories**

Object, Partition

## Description

Get a list of reconfigurable modules (RMs) in the current design that match a specified search pattern. The default command returns a list of all RMs in the current project.

This command returns a list of RM objects, or returns an error if the command fails.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_reconfig\_modules</code> based on property values on the RMs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "RM" object, "IS\_GATE\_LEVEL" and "PARTITION\_DEF" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match reconfigurable modules (RMs) against the specified search
pattern. The default pattern is the wildcard '\*' which gets a list of all RMs in the project.



# **Example**

The following example gets all gate level, or netlist-based RMs in the project:

get\_reconfig\_modules -filter {IS\_GATE\_LEVEL}

- create\_partition\_def
- create\_pr\_configuration
- delete\_reconfig\_modules
- get\_partition\_defs
- get\_reconfig\_modules
- set\_property



## get\_runs

Get a list of runs.

#### **Syntax**

```
get_runs [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of run objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get 'run' objects of these types: 'reconfigmodule'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match run names against patterns Default: *

## **Categories**

Object, Project

### **Description**

Gets a list of synthesis and implementation runs in the current project that match a specified search pattern. The default command gets a list of all runs defined in the project.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_runs based on property values on the runs. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the runs object, "CONSTRSET", "IS\_IMPLEMENTATION", "IS\_SYNTHESIS", and "FLOW" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match run names against the specified patterns. The default pattern
is the wildcard '\*' which gets a list of all defined runs in the project. More than one pattern can
be specified to find multiple runs based on different search criteria.



# **Examples**

The following example gets a list of all incomplete runs in the current project:

```
get_runs -filter {PROGRESS < 100}</pre>
```

The following example gets a list of runs matching the specified pattern:

```
get runs imp*
```

**NOTE:** If there are no runs matching the pattern you will get a warning.

- create\_run
- current\_run
- report\_property



# get\_scopes

Get a list of children HDL scopes of a scope.

#### **Syntax**

get\_scopes [-filter <arg>] [-regexp] [-nocase] [-r] [-quiet] [-verbose]
[<patterns>...]

#### **Returns**

Returns HDL scope objects from the given arguments

### **Usage**

Name	Description
[-filter]	filters <patterns> according to the specified property-matching expressions</patterns>
[-regexp]	interprets <patterns> using regular expressions</patterns>
[-nocase]	only when regexp is used, performs a case insensitive match
[-r]	only when a glob or regular expression pattern is used, descends recursively into children scopes to search for <patterns></patterns>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	the pattern strings to search for scopes. Default: * (all children scopes)

## **Categories**

Simulation

### **Description**

Get a list of children HDL scopes of the current or specified scope This command returns a list of scope objects, or returns an error.

### **Arguments**

-recursive | -r - (Optional) Recursively return the children scopes of the current scope.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the returned results list with the specified expression. The -filter argument filters the list of objects returned by get\_scopes based on property values on the scope objects. You can find the properties on an object with the report\_property or list\_property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match Scope objects against the specified patterns. The default
pattern is the wildcard '\*' which gets a list of all Scopes that are children of the current scope.
More than one pattern can be specified to find multiple Scope objects based on different
search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.



# **Examples**

The following example recursively returns all of the children scopes of the specified scope: get scopes -r /testbench/dut

- current\_scope
- report\_scopes



# get\_selected\_objects

Get selected objects.

#### **Syntax**

get selected objects [-primary] [-quiet] [-verbose]

#### Returns

List of selected objects

#### **Usage**

Name	Description
[-primary]	Do not include objects that were selected due to selection rules
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Object, GUIControl

### **Description**

Gets the objects currently selected in the Vivado IDE by the select\_objects command. Can get the primary selected object and any secondary selected objects as well.

**NOTE:** This Tcl command works only when Vivado is run in GUI mode.

Primary objects are directly selected, while secondary objects are selected based on the selection rules currently defined by the **Tools > Options** command. Refer to the *Vivado Design Suite User Guide: Using the IDE (UG893)* for more information on setting selection rules.

This command returns a Tcl list of selected objects, even a list with just one object. This can be an issue for some of the Vivado tool commands that do not accept a list of objects, such as the current\_instance command. In this case you can use lindex to pass a specific object from the get selected objects list to the current\_instance command:

current instance [lindex [get selected objects] 0]

### **Arguments**

-primary - (Optional) Indicates that only the primary selected object or objects should be returned; not secondary objects. As a default <code>get\_selected\_objects</code> will return all currently selected objects.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example reports the properties of all currently selected objects, both primary and secondary:

report\_property [get\_selected\_objects]

- get\_highlighted\_objects
- get\_marked\_objects
- highlight\_objects
- mark\_objects
- select\_objects



# get\_simulators

Get registered simulators.

#### **Syntax**

get\_simulators [-regexp] [-nocase] [-filter <arg>] [-quiet] [-verbose]
[<patterns>]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match run names against patterns Default: *

### **Categories**

ToolLaunch, Simulation

### **Description**

Get the list of simulators registered for use with the Vivado Design Suite unified simulation environment.

The Vivado Design Suite comes with some simulators pre-registered for use with the unified simulation environment. You can also register your own third-party simulators using the register\_simulator command.

This command returns the names of registered simulators, or returns an error if it fails.



#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_simulators</code> based on the properties on the registered simulators. You can find the properties on a registered simulator object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "simulator" object, "NAME", "DESCRIPTION", and "TCLPROC.BOOTSTRAP" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match available simulators against the specified patterns. The default
pattern is the wildcard '\*' which gets all registered simulators.



# **Example**

The following example returns all registered simulators:

get\_simulators

#### See Also

launch\_simulation



## get\_site\_pins

Get a list of site\_pins.

#### **Syntax**

get\_site\_pins [-of\_objects <args>] [-regexp] [-nocase] [-filter <arg>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

Site\_pins

#### **Usage**

Name	Description
[-of_objects]	Get 'site_pin' objects of these types: 'site xdef_site node pin net'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'site_pin' objects against patterns. Default: *

## **Categories**

Object, XDC

## **Description**

Returns a list of site pins of the specified site, node, logical cell pin, or net objects in an open design.

This command recommends the use of the  $-of\_objects$  argument to prevent high run times and compute resources.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



-of\_objects <args> - (Optional) Return the site pins of specified site, node, pin, or net objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_site\_pins based on property values
on the site pins. You can find the properties on an object with the report\_property or
list\_property commands. Any property/value pair can be used as a filter. In the case of
the site pin object, "IS\_CLOCK", "IS\_DATA" and "IS\_PART\_OF\_BUS" are some of the properties
that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match site pins against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all site pins of the specified objects. More than one search
pattern can be specified to find site pins based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

#### **Examples**

The following example returns the site\_pins of the specified Nets:

```
get_site_pins -of_objects [get_nets *Clk]
IOB X1Y24/I
```

The following example returns the output site\_pins associated with the site SLICE\_X21Y92:

```
get_site_pins -of_objects [get_sites SLICE_X21Y92] -filter {DIRECTION==OUT}
SLICE_X21Y92/A SLICE_X21Y92/AMUX SLICE_X21Y92/AQ
SLICE_X21Y92/B SLICE_X21Y92/BMUX SLICE_X21Y92/BQ
SLICE_X21Y92/C SLICE_X21Y92/CMUX SLICE_X21Y92/COUT
SLICE_X21Y92/CQ SLICE_X21Y92/D SLICE_X21Y92/DMUX
SLICE_X21Y92/DQ
```

- get\_nets
- get\_nodes
- get\_pins
- get\_sites
- list\_property
- report\_property



## get\_site\_pips

Get a list of site\_pips from the given object.

#### **Syntax**

get\_site\_pips [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>]
[-quiet] [-verbose] [<patterns>]

#### **Returns**

Site\_pips

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the site_pips of these sites.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match site_pips against patterns Default: *

## **Categories**

Object, XDC

## **Description**

Programmable interconnect points, or PIPs, provide the physical routing paths on the device used to connect logic networks. This command returns a list of PIPs on specified sites that match a specified search pattern. The command requires a design to be open.

This command requires the use of the <code>-of\_objects</code> option to specify the sites to return PIPs from.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_site\_pips</code> based on property values on the site PIPs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. Any property/value pair can be used as a filter. In the case of the PIP object, "IS\_DIRECTIONAL" and "FROM\_PIN" are two of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) This option can be used with the get\_sites command
to return the PIPs of specified Sites.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<patterns> - (Optional) Match PIPs against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all PIPs for the Sites specified by -of\_objects. More than one
search pattern can be specified to find pins based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns the pins of the specified BELs associated with the specified range of sites on the device:

get\_site\_pips -of\_objects [get\_sites SLICE\_X21Y92]

- get\_sites
- list\_property
- report\_property



# get\_sites

Get a list of Sites.

#### **Syntax**

```
get_sites [-regexp] [-filter <arg>] [-nocase] [-range <args>]
[-of_objects <args>] [-quiet] [-verbose] [<patterns>]
```

#### **Returns**

List of site objects

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-filter]	Filter list with expression
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-range]	Match site names which fall into the range. Range is defined by exactly two site names.
[-of_objects]	Get the sites of slrs, tiles, bels, pins, package_pins, ports, pblocks, nets, site_types, io_banks, cells, clock_regions or drc_violation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match site names against patterns. Bonded sites will also match on package pin names. Default: *

## **Categories**

XDC, Object

#### **Description**

Gets a list of sites on the target device that match a specified search pattern. The default command gets a list of all sites on the target device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_sites based on property values on the sites.
You can find the properties on an object with the report\_property or list\_property
commands. In the case of the site object, "SITE\_TYPE", "IS\_USED", "NUM\_INPUTS", and
"NUM\_OUTPUTS" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-range <arg> - (Optional) Get all the sites that fall into a specified range. The range of sites must be specified with two site values, of the same SITE\_TYPE, such as {SLICE\_X2Y12 SLICE\_X3Y15}. The SITE\_TYPE of a site can be determined by the report property command.

**NOTE:** Specifying a range with two different types will result in an error.

-of\_objects <arg> - (Optional) Get sites from the specified object or objects. Valid objects include: tiles, BELs, pins, package pins, ports, Pblocks, I/O Banks, cells, and clock\_regions; or sites associated with specified DRC violation objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match sites against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all sites on the target device.

## **Examples**

The following example gets a list of all sites available on the target device:

```
get sites
```

The following example returns the number of sites that are not currently used on the device. Both command forms in the example return the same results. The second command directly evaluates the IS\_USED boolean property:

```
llength [get_sites -filter {IS_USED==0}]
-or-
llength [get sites -filter !IS USED]
```

**NOTE:** If no sites match the pattern you will get a warning.

The following example gets all of the sites on the device, and returns the unique SITE\_TYPEs:

```
set sites [get_sites]
set type {}
foreach x $sites {
   set prop [get_property SITE_TYPE $x]
   if { [lsearch -exact $type $prop] == -1 } {
      lappend type $prop
   }
}
foreach y $type {
   puts "SITE_TYPE: $y"
}
```

The following example shows three different forms for specifying the range of sites to return:

```
get_sites -range {SLICE_X0Y0 SLICE_X1Y1}
SLICE_X0Y0 SLICE_X0Y1 SLICE_X1Y0 SLICE_X1Y1
get_sites -range SLICE_X0Y0 -range SLICE_X1Y1
SLICE_X0Y0 SLICE_X0Y1 SLICE_X1Y0 SLICE_X1Y1
get_sites -range {SLICE_X0Y0:SLICE_X1Y1}
SLICE_X0Y0 SLICE_X0Y1 SLICE_X1Y0 SLICE_X1Y1
```



- get\_cells
- get\_drc\_violations
- get\_property
- list\_property
- report\_property



# get\_slrs

Get a list of slrs.

#### **Syntax**

```
get_slrs [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Slr

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the slr of these device, tiles, sites, bels, sitepins, belpins, clock region, node, pip, pin, package pin, iobank, cell.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match slr against patterns Default: *

## **Categories**

Object, XDC

### **Description**

Get a list of the super logic regions (SLRs) on the target device. On Devices that do not contain multiple SLRs, the SLR0 is returned.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_slrs</code> based on property values on the SLRs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the SLR object, "NUM\_CHANNELS", "NUM\_SLLS" and "NUM\_TILES" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <arg> - (Optional) Get the SLRs associated with the specified device, tiles, sites, bels, site\_pins, bel\_pins, clock\_regions, nodes, pips, pins, package\_pins, iobanks, or cells.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match SLRs against the specified patterns. The default pattern is the
wildcard '\*' which gets a list of all SLRs in the current design. More than one pattern can be
specified to find multiple SLRs based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces {} to present the list as a single element.

#### **Examples**

The following example highlights each of the SLRs on the target device in a different color:

```
foreach x [get_slrs] {
   incr i
   highlight_objects -color_index $i $x
}
```

**NOTE:** If there are no cells matching the pattern you will get a warning.

The following example returns the number of super long lines (SLLs) between super logic regions on the current device:

```
get property NUM SLLS [get slrs SLR0]
```

- get\_property
- list\_property
- report\_property



## get\_speed\_models

Get a list of speed\_models in the device.

#### **Syntax**

get\_speed\_models [-of\_objects <args>] [-regexp] [-nocase] [-patterns
<arg>] [-filter <arg>] [-quiet] [-verbose]

#### **Returns**

Speed models

#### **Usage**

Name	Description
[-of_objects]	Get 'speed_model' objects of these types: 'node bel pip cell'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-patterns]	Match the 'speed_model' objects against patterns. Default:
[-filter]	Filter list with expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Object, XDC

## Description

Get speed models for UltraScale architecture device resources in the current design.

Speed files are provided by Xilinx for each device and speed grade. Speed files contain speed models. There are speed models for the various elements of a device: nodes, pips, bels. There are speed models for setup and hold, propagation delays, jitter, etc.

The speed models include information on the delays in nanoseconds (ns) associated with device resources like BELs and SITEs and routing resources. Speed models are used by the Vivado timing engine to perform analysis of the current design in the context of the target part.

The objects returned are the speed models associated with specific physical resources like pips and wires, drawn directly from the speed files. These can include capacitance and resistance values and buffer models.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

This command returns the specified speed model objects, or returns an error if the command fails.

### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_speed\_models based on property values
on the objects. You can find the properties on an object with the report\_property or
list\_property commands. In the case of the speed\_model object, "NAME", "TYPE" and
"DELAY" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (=~), and "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```



 $-of\_objects < arg > - (Optional)$  Get the speed models for the specified node, bel, pip, or cell objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example reports the properties on the speed model for an A6LUT:

```
report property -all [lindex [get speed models -of \
[get bels SLICE X0Y0/A6LUT]] 0]
Property
                              Type Read-only Value
                             string true speed_model
CLASS
                             double true
                                                        0.043
DELAY
                                                        0.035
FAST MAX
                             double true
                                                        0.028
FAST MIN
                             double true
IS_INSTANCE_SPECIFIC bool true 1

NAME string true bel_d_lut6_a1_o6

NAME_LOGICAL string true bel_d_lut6_a1_o6

SLOW_MAX double true 0.043

SLOW_MIN double true 0.036

SPEED_INDEX int true 65535

TYPE string true bel_delay
```

The following example returns the delays, in nanoseconds, for a specific A6LUT on the device, followed by the delay name for the specified object:

```
set x [get_speed_models -of [get_bels SLICE_X0Y0/A6LUT]]
puts [format "%6.3f : %s" [get_property DELAY [lindex $x 0 ]] \
[get property NAME [lindex $x 0 ]]]
```

- get\_bels
- list\_property
- report\_property



## get\_template\_bd\_designs

Get a list of IPI example designs.

#### **Syntax**

get\_template\_bd\_designs [-quiet] [-verbose]

#### Returns

List of IPI design objects

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**IPIntegrator** 

### Description

The command returns the list of template block designs available in the current release of the Vivado Design Suite, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example returns the list of available block design templates in the current release: get template bd designs



## get\_tiles

Get a list of tiles.

#### **Syntax**

```
get_tiles [-regexp] [-nocase] [-filter <arg>] [-of_objects <args>]
[-quiet] [-verbose] [<patterns>]
```

#### **Returns**

Tiles

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the tiles of these slr, sites, bels, site_pins, bel_pins, nodes, wires, pips, nets, clock_regions.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match tiles against patterns Default: *

## **Categories**

Object, XDC

### **Description**

This command returns a list of tiles on the device in an open design. The default command gets a list of all tiles on the device.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_tiles based on property values on
the tile objects. You can find the properties on an object with the report\_property or
list\_property commands. Any property/value pair can be used as a filter. In the case of
the tile object, "NUM\_ARCS", "NUM\_SITES", and "IS\_GT\_SITE\_TILE" are some of the properties
that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Can be used to return the tiles associated with specified sites, bels, site\_pins, bel\_pins, nodes, wires, pips, nets, clock\_regions, or slrs.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match tiles against the specified patterns. The default pattern is
the wildcard '\*' which gets a list of all tiles on the device. More than one search pattern can
be specified to find tiles based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

#### **Examples**

The following example returns the total number of tiles where the number of timing arcs is greater than 100 and 150 respectively:

```
llength [get_tiles -filter {NUM_ARCS>100} ]
13468

llength [get_tiles -filter {NUM_ARCS>150} ]
11691
```

- get\_bels
- get\_nodes
- get\_pips
- get\_site\_pins
- get\_sites
- get\_wires
- list\_property
- report\_property



## get\_timing\_arcs

Get a list of timing arcs.

#### **Syntax**

```
get_timing_arcs [-from <args>] [-to <args>] [-filter <arg>]
[-of objects <args>] [-quiet] [-verbose]
```

#### **Returns**

List of timing arc objects

#### **Usage**

Name	Description
[-from]	List of pin or ports
[-to]	List of pin or ports
[-filter]	Filter list with expression
[-of_objects]	Get timing arcs for these cells
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

XDC, Object, Timing

## Description

Gets a list of timing arcs for the specified objects. You can filter the timing arcs according to specified properties.

Timing arcs are a part of a timing path. A timing arc can be a wire between two pins, or can be the internal path of a logic instance between an input pin and output pin, or clock input and data output pins.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.



- -from <args> (Optional) The starting points of the timing arcs to be returned. Ports, pins, or nets can be specified as startpoints.
- -to <args> (Optional) The endpoints or destination objects of timing arcs to be returned. Ports, pins, or nets can be specified as endpoints.
- -filter <args> (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_timing\_arcs</code> based on property values on the timing arcs. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "timing arc" object, "FROM\_PIN", "TO\_PIN" and "LIB CELL" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of\_objects <args> - (Optional) Get timing arcs from the Specified cell objects. If a cell is specified, all cell\_arcs of that cell are returned.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example returns the timing arc from the output pin of the specified buffer:

report\_property -all [get\_timing\_arcs -of\_objects [get\_cells go\_IBUF\_inst]]





The following example returns the timing arcs of the specified cell:

```
get_timing_arcs -of_objects [get_cells count_reg[6]]
{count_reg[6]/C --> count_reg[6]/Q [Reg Clk to Q] }
{count_reg[6]/C --> count_reg[6]/D [setup] }
{count_reg[6]/C --> count_reg[6]/D [hold] }
{count_reg[6]/C --> count_reg[6]/CLR [recovery] }
{count_reg[6]/C --> count_reg[6]/CE [hold] }
{count_reg[6]/C --> count_reg[6]/CLR [removal] }
{count_reg[6]/C --> count_reg[6]/CE [setup] }
{count_reg[6]/CLR --> count_reg[6]/Q [Reg Set/Clr] }
```

#### See Also

report\_timing



# get\_timing\_paths

Get timing paths.

#### **Syntax**

get\_timing\_paths [-from <args>] [-rise\_from <args>] [-fall\_from <args>]
[-to <args>] [-rise\_to <args>] [-fall\_to <args>] [-through <args>]
[-rise\_through <args>] [-fall\_through <args>] [-delay\_type <arg>]
[-setup] [-hold] [-max\_paths <arg>] [-nworst <arg>] [-unique\_pins]
[-slack\_lesser\_than <arg>] [-slack\_greater\_than <arg>] [-group <args>]
[-no\_report\_unconstrained] [-user\_ignored] [-sort\_by <arg>] [-filter
<arg>] [-regexp] [-nocase] [-cell <args>] [-quiet] [-verbose]

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-from]	From pins, ports, cells or clocks
[-rise_from]	Rising from pins, ports, cells or clocks
[-fall_from]	Falling from pins, ports, cells or clocks
[-to]	To pins, ports, cells or clocks
[-rise_to]	Rising to pins, ports, cells or clocks
[-fall_to]	Falling to pins, ports, cells or clocks
[-through]	Through pins, ports, cells or nets
[-rise_through]	Rising through pins, ports, cells or nets
[-fall_through]	Falling through pins, ports, cells or nets
[-delay_type]	Type of path delay: Values: max, min, min_max, max_rise, max_fall, min_rise, min_fall Default: max
[-setup]	Get max delay timing paths (equivalent to -delay_type max)
[-hold]	Get min delay timing paths (equivalent to -delay_type min)
[-max_paths]	Maximum number of paths to return: Value >=1 Default: 1
[-nworst]	List N worst paths to endpoint: Value >=1 Default: 1
[-unique_pins]	for each unique set of pins, show at most 1 path per path group
[-slack_lesser_than]	Include paths with slack less than this Default: 1e+30
[-slack_greater_than]	Include paths with slack greater than this Default: -1e+30
[-group]	Limit paths in this group(s)



Name	Description
[-no_report_unconstrained]	Do not get unconstrained paths
[-user_ignored]	only report paths which have infinite slack because of set_false_path or set_clock_groups timing constraints
[-sort_by]	Sorting order of paths: Values: group, slack Default: slack
[-filter]	Filter list with expression
[-regexp]	Patterns specified in filter are full regular expressions
[-nocase]	Perform case-insensitive matching for patterns specified in filter (valid only when -regexp specified)
[-cell]	run get_timing_paths on the cell
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

#### **Categories**

Object, Timing

## **Description**

Gets timing path objects that meet the specified criteria. This command can be used to predefine timing paths to pass to the report\_timing command for instance. Another usage of this command is to create custom reporting and analysis.

The <code>get\_timing\_paths</code> command is very similar to the <code>report\_timing</code> command. However, <code>get\_timing\_paths</code> returns timing path objects which can be queried for properties, or passed to other Tcl commands for processing, where <code>report\_timing</code> returns a file or a string.

**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

## **Arguments**

- -from <args> (Optional) Defines the starting points of the timing paths to be analyzed. Ports, pins, or cells can be specified as timing path startpoints. You can also specify a clock object, and all startpoints clocked by the named clock will be analyzed.
- -rise\_from <args> (Optional) Similar to the -from option, but only the rising edge of signals coming from the startpoints are considered for timing analysis. If a clock object is specified, only the paths launched by the rising edge of the clock are considered as startpoints.
- -fall\_from <args> (Optional) Similar to the -from option, but only the falling edge of signals coming from the startpoints are considered for timing analysis. If a clock object is specified, only the paths launched by the falling edge of the clock are considered as startpoints.



- -to <args> (Optional) Specifies the endpoints, or destination objects of timing paths to be analyzed. Ports, pins, and cell objects can be specified as endpoints. A clock object can also be specified, in which case endpoints clocked by the named clock are analyzed.
- -rise\_to <args> (Optional) Similar to the -to option, but only the rising edge of signals going to the endpoints is considered for timing analysis. If a clock object is specified, only the paths captured by the rising edge of the named clock are considered as endpoints.
- -fall\_to <args> (Optional) Similar to the -to option, but only the falling edge of signals going to the endpoints is considered for timing analysis. If a clock object is specified, only the paths captured by the falling edge of the named clock are considered as endpoints.
- -through <args> (Optional) Specifies that only paths through the specified pins, cell instance, or nets are considered during timing analysis. You can specify individual -through (or -rise\_through and -fall\_through) points in sequence to define a specific path through the design for analysis. The order of the specified through points is important to define a specific path. You can also specify through points with multiple objects, in which case the timing path can pass through any of the specified through objects.
- -rise\_through <args> (Optional) Similar to the -through option, but timing analysis is only performed on paths with a rising transition at the specified objects.
- -fall\_through <args> (Optional) Similar to the -through option, but timing analysis is only performed on paths with a falling transition at the specified objects.
- -delay\_type <arg> (Optional) Specifies the type of delay to analyze when running the timing report. The valid values are min, max, min\_max, max\_rise, max\_fall, min\_rise, min\_fall. The default setting for -delay type is max.
- -setup (Optional) Check for setup violations. This is the same as specifying -delay\_type max.
- -hold (Optional) Check for hold violations. This is the same as specifying -delay type min.
- **NOTE:** -setup and -hold can be specified together, which is the same as specifying -delay\_type min max.
- -max\_paths <arg> (Optional) The maximum number of paths to output when sorted by slack; or the maximum number of paths per path group when sorted by group, as specified by -sort\_by. This is specified as a value greater than or equal to 1. The default value is 1, returning the single worst timing path, or the worst path per group.
- -nworst <arg> (Optional) The number of timing paths to show to each endpoint. The timing report will report the N worst paths based on the specified value. This is specified as a value greater than or equal to 1. The default setting is 1.
- -unique\_pins (Optional) Show only one timing path per each unique pin or group of pins. This is a boolean option, enabled by its use.
- -slack\_greater\_than <arg> (Optional) Report timing on paths with a calculated slack value greater than the specified value. Used with -slack\_lesser\_than to provide a range of slack values of specific interest.
- -slack\_lesser\_than <arg> (Optional) Report timing on paths with a calculated slack value less than the specified value. Used with -slack\_greater\_than to provide a range of slack values of specific interest.
- -group <args> (Optional) Report timing for paths in the specified path groups.
- -no report unconstrained (Optional) Do not report timing on unconstrained paths.



-user\_ignored - (Optional) Show the timing paths that are ignored during timing analysis because the user has specified set\_false\_path or set\_clock\_groups timing constraints. This is a boolean option, enabled by its use.

-sort\_by [ slack | group ] - (Optional) Sort timing paths by path groups, or by slack values. The default sort order is by slack values.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter
argument filters the list of objects returned by get\_timing\_paths based on property values
on the timing paths. You can find the properties on an object with the report\_property
or list\_property commands. In the case of the timing path object, "DATAPATH\_DELAY",
"ENDPOINT\_PIN" and "ENDPOINT\_CLOCK" are some of the properties that can be used to
filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

The following example gets the first 100 most critical timing paths objects and returns only those from the path group clk\_tx\_clk\_core\_1:

```
get timing paths -max paths 100 -filter {GROUP == clk tx clk core 1}
```

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-cell <arg> - (Optional) Apply the get\_timing\_paths command to the specified cell.
Cells can be specified by name, or as an object returned by the get\_cells command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example gets the five worst timing paths from the specified endpoint, and reports all the properties of the fourth timing path in the list:

```
report_property -all [lindex [get_timing_paths -to [get_ports led_pins[*]]\
-nworst 51 31
```

The following example defines a procedure called custom\_report, then reports the 100 worst paths from the clk\_tx\_clk\_core\_1 path group using that proc:

```
proc custom report { listOfPaths } {
   puts [format {%-40s %-40s %-20s %-20s %7s} "Startpoint" "Endpoint" \
      "Launch Clock" "Capture Clock" "Slack"]
   puts [string repeat "-" 140]
   foreach path $listOfPaths {
      set startpoint [get_property STARTPOINT PIN $path]
      set startclock [get property STARTPOINT CLOCK $path]
      set endpoint [get_property ENDPOINT PIN $path]
      set endclock [get property ENDPOINT CLOCK $path]
      set slack [get property SLACK $path]
      puts [format {%-40s %-40s %-20s %-20s %7s} $startpoint $endpoint \
         $startclock $endclock $slack]
   }
}
set paths [get timing paths -group clk tx clk core 1 -max paths 100]\
custom report $path
```

The following example illustrates how timing path objects can be used with the report timing command:

```
set paths [get_timing_paths -group clk_tx_clk_core_1 -max_paths 100]
report timing -of objects $paths
```

Which is the equivalent of:

```
report_timing -group clk_tx_clk_core_1 -max_paths 100
```

The following example returns timing paths where the logic levels are greater than the specified number of logic levels:

```
get timing paths -max paths 1000 -filter {LOGIC LEVELS > 1}
```

- report\_property
- report\_timing





## get\_value

Get current value of the selected HDL object (variable, signal, wire, reg).

#### **Syntax**

get\_value [-radix <arg>] [-quiet] [-verbose] <hdl\_object>

#### Returns

Returns a string representation of value of a hdl\_object

#### **Usage**

Name	Description
[-radix]	radix specifies the radix to use for printing the values of the hdl_objects. Allowed values are: default, dec, bin, oct,hex, unsigned, ascii, smag
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_object></hdl_object>	The hdl_object to retrieve the current value

#### **Categories**

Simulation

#### **Description**

Get the value of a single HDL object at the current simulation run time.



TIP: Use the report values command to return the values of more than one HDL objects.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event.

HDL constants include Verilog parameters and localparams, and VHDL generic and constants. The HDL scope, or scope, is defined by a declarative region in the HDL code such as a module, function, task, process, or begin-end blocks in Verilog. VHDL scopes include entity/architecture definitions, block, function, procedure, and process blocks.



-radix <arg> - (Optional) Specifies the radix to use when returning the value of the specified object. Allowed values are: default, dec, bin, oct, hex, unsigned, and ascii.

**NOTE:** The radix dec indicates a signed decimal. Specify the radix unsigned when dealing with unsigned data.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl\_object> - (Required) Specifies a single HDL object to get the value of. The object can be specified by name, or can be returned as an object from the get objects command.

## **Examples**

The following example gets the value of the sysClk signal:

```
get_value sysClk
7
```

This example shows the difference between the bin, dec, and unsigned radix on the value returned from the specified bus:

```
get_value -radix bin /test/bench_VStatus_pad_0_i[7:0]
    10100101
get_value -radix unsigned /test/bench_VStatus_pad_0_i[7:0]
    165
get_value -radix dec /test/bench_VStatus_pad_0_i[7:0]
    -91
```

- current\_time
- get\_objects
- set\_value
- report\_values



# get\_wave\_configs

Gets the wave configs that match the given options.

#### **Syntax**

```
get_wave_configs [-regexp] [-nocase] [-filter <arg>] [-quiet]
[-verbose] [<patterns>...]
```

#### **Returns**

Wave configs that match the given options

#### **Usage**

Name	Description
[-regexp]	interprets <patterns> using regular expressions</patterns>
[-nocase]	only when regexp is used, performs a case insensitive match
[-filter]	filters <patterns> according to the specified property-matching expressions</patterns>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	the pattern strings to search for wave configuration names

## **Categories**

Waveform

#### **Description**

Get the wave configuration objects that match the specified search options in the current simulation.

In the Vivado® simulator GUI, you can work with a waveform to analyze your design and debug your code. The Wave Config file contains the list of wave objects (signals, dividers, groups, virtual buses) to display, and their display properties, plus markers. A wave configuration displays with top-level HDL objects, and can be further populated using commands like add\_wave and add\_wave\_divider.

This command returns the matching wave configuration objects, or returns nothing if no objects matched the search pattern.



-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by <code>get\_wave\_configs</code> based on property values on the wave configuration objects. You can find the properties on an object with the <code>report\_property</code> or <code>list\_property</code> commands. In the case of the "Wave Configuration" object, "NAME", "NEEDS\_SAVE", and "FILE\_PATH" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match" (= $\sim$ ), and "not-match" (! $\sim$ ). Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Match wave configuration objects in the current simulation against
the specified search patterns. The default pattern is the wildcard '\*' which gets a list of all
open wave configurations in the simulation.



## **Examples**

The following example returns all wave configuration objects, in the current simulation, that have unsaved changes:

get\_wave\_config -filter {NEEDS\_SAVE}

- close\_wave\_config
- create\_wave\_config
- current\_wave\_config
- open\_wave\_config
- save\_wave\_config



## get\_waves

Gets wave objects from a wave configuration.

#### **Syntax**

```
get_waves [-of <args>] [-regexp] [-nocase] [-filter <arg>] [-recursive]
[-r] [-long_name] [-short_name] [-quiet] [-verbose] <patterns>...
```

#### **Returns**

A collection of found wave objects

#### **Usage**

Name	Description
[-of]	the wave configuration, group, or virtual bus to search
[-regexp]	interprets <patterns> using regular expressions</patterns>
[-nocase]	only when regexp is used, performs a case insensitive match
[-filter]	filters <patterns> according to the specified property-matching expressions</patterns>
[-recursive]	if the design object is a scope, this option specifies that wave objects for all design objects under that scope should be created
[-r]	if the design object is a scope, this option specifies that wave objects for all design objects under that scope should be created
[-long_name]	search wave objects using the long form of their names
[-short_name]	search wave objects using the short form of their names
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<patterns></patterns>	the design objects from which to create wave objects

## **Categories**

Waveform



# get\_wires

Get a list of wires.

## **Syntax**

get\_wires [-regexp] [-nocase] [-filter <arg>] [-of\_objects <args>]
[-uphill] [-downhill] [-from <args>] [-to <args>] [-quiet] [-verbose]
[<patterns>]

#### Returns

Wires

#### **Usage**

Name	Description
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
[-of_objects]	Get the wires of these tiles, nodes, pips, or nets.
[-uphill]	Get the wires uphill from the provided pip.
[-downhill]	Get the wires downhill from the provided pip.
[-from]	-from <pip pin="" site=""> Return the ordered list of wires beginning at this pip or site pin. May be used in combination with uphill. Default is downhillall is implied.</pip>
[-to]	-to <pip pin="" site=""> Return the ordered list of wires ending at this wire or site pin. May be used in combination with uphill. Default is downhillall is implied.</pip>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match wires against patterns Default: *

## **Categories**

Object, XDC

## **Description**

Returns a list of wires in the design that match a specified search pattern in an open design. The default command gets a list of all wires in the design.



**NOTE:** To improve memory and performance, the get\_\* commands return a container list of a single type of objects (e.g. cells, nets, pins, or ports). You can add new objects to the list (using lappend for instance), but you can only add the same type of object that is currently in the list. Adding a different type of object, or string, to the list is not permitted and will result in a Tcl error.

#### **Arguments**

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by get\_wires based on property values on the wires. You can find the properties on an object with the report\_property or list\_property commands. Any property/value pair can be used as a filter. In the case of the wire object, "NAME", "NUM\_DOWNHILL\_PIPS" and "NUM\_UPHILL\_PIPS" are some of the properties that can be used to filter results.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

```
get pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"}
```

Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS PRIMITIVE && !IS LOC FIXED}
```

-of objects <args> - (Optional) Return the wires of the specified nodes, PIPs, or tiles.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of\_objects</code> cannot be used with a search <code>pattern</code>.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Return wires matching the specified search patterns. The default
pattern is the wildcard '\*' which gets a list of all wires in the design. More than one search
pattern can be specified to find wires based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

## **Examples**

The following example returns the wires associated with the specified tile:

get\_wires -of\_objects [get\_tiles IO\_INT\_INTERFACE\_L\_X0Y198]

- get\_nodes
- get\_pips
- get\_tiles
- list\_property
- report\_property



# group\_bd\_cells

Create a hierarchical cell, and then move the group of cells into the hierarchy cell. The connections between these cells are maintained; the connections between these cells and other cells are maintained through crossing hierarchy cell.

## **Syntax**

```
group_bd_cells [-prefix <arg>] [-quiet] [-verbose] [<target_cell_name>]
[<cells>...]
```

#### **Returns**

0 if success

## **Usage**

Name	Description
[-prefix]	Prefix name to add to cells
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <target_cell_name>]</target_cell_name>	Target cell
[ <cells>]</cells>	Match engine names against cell names Default: *

## **Categories**

**IPIntegrator** 

## **Description**

Create a new hierarchical module in the current IP Integrator subsystem design, and move the specified cells into that module.

You can also optionally move a group of specified cells into the hierarchical module. The connections between the specified cells are maintained. The connections between the cells being moved are maintained; connections between these cells and other cells that are not being moved are maintained automatically by IP Integrator adding pins and ports to cross the hierarchical boundary.

You can also move cells into the hierarchical module by using the move\_bd\_cells command after the hierarchical module has been created using the create bd cells command.

The command returns the name of the created hierarchical module if successful, or an error message if it fails.



## **Arguments**

-prefix <arg> - (Optional) A prefix name to apply to any cells that are moved into the hierarchical module.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<target\_cell\_name> - (Required) The name to assign to the hierarchical module that
is created.

<cells> - (Required) The list of cells, specified by the get\_bd\_cells command, to move
from the current IP subsystem design into the hierarchical module.

## **Example**

The following example creates a hierarchical block in the current IP Integrator subsystem design, and moves the three specified cells into the block assigning them a name prefix as indicated:

```
group_bd_cells -prefix M1_ module1 [get_bd_cells /microblaze_1_xlconcat] \
[get_bd_cells /microblaze_1_axi_intc] [get_bd_cells /proc_sys_reset_1]
```

- get\_bd\_cells
- move\_bd\_cells



# group\_path

Groups paths for cost function calculations.

## **Syntax**

```
group_path [-name <arg>] [-weight <arg>] [-from <args>] [-to <args>]
[-through <args>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-name]	Name of the group
[-weight]	Cost function Weight, Valid values are 1, 2 Default: 1.0
[-from]	Filter by paths starting at these path startpoints
[-to]	Filter by paths terminating at these path endpoints
[-through]	Consider paths through pins, cells or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

SDC, XDC

## **Description**

Groups a set of paths for cost function calculations, primarily for timing analysis. Timing paths can be specified generally as from a startpoint, or to an endpoint, or as from-through-to specific points. Once a path group has been created, some timing analysis can be performed against it with the report\_timing command.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

The path groups currently defined in a design can be found by using the <code>get\_path\_groups</code> command.

## **Arguments**

-name <arg> - (Optional) Specifies the name of the path group. If the path group name already exists, the specified paths will be added to the existing group.



- -weight [ 1 | 2 ] (Optional) Specify the priority of the path\_group with a value of 1 for standard priority, or 2 for high priority. High priority path groups are processed first during placement, routing, and physical optimization. The default is 1, or standard priority.
- -from <args> (Optional) Include paths starting at the specified startpoints. The startpoints can be specified as pins, ports, or clocks.
- -to <path\_names> (Optional) Include all paths to the specified endpoints. Endpoints can be specified as pins, ports, or clocks.
- -through <element\_names> (Optional) Include paths routed through the specified pins,
  cells, or nets.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example creates a group named signal\_grp to the specified registers' endpoints matching \*signal\*reg/D, and then reports timing on the specified group:

```
group_path -to [get_pins *signal*reg/D -hierarchical] -name signal_grp
report_timing -group signal_grp
```

The path group signal\_grp is also returned by the get\_path\_groups command:

```
get_path_groups
signal grp
```

- get\_path\_groups
- report\_timing



# help

Display help for one or more topics.

## **Syntax**

help [-category <arg>] [-args] [-syntax] [-long] [-prop <arg>] [-class
<arg>] [-message <arg>] [-quiet] [-verbose] [<pattern\_or\_object>]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-category]	Search for topics in the specified category
[-args]	Display arguments description
[-syntax]	Display syntax description
[-long]	Display long help description
[-prop]	Display property help for matching property names Default: *
[-class]	Display object type help
[-message]	Display information about the message with the given message. Every message delivered by the tool has a unique global message ID that consists of an application sub-system code and a message identifier. Example: -message {Common 17-8}.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <pattern_or_object>]</pattern_or_object>	Display help for topics that match the specified pattern Default: *

## **Categories**

**Project** 

## **Description**

Returns a long description of the specified Tcl command; or a list of available Xilinx Tcl command categories; or a list of commands matching a specific pattern.



The default help command without any arguments returns a list of Tcl command categories that can be further explored. Command categories are groups of commands performing a specific function, like File I/O commands for instance.

Available options for the help command can return just the command syntax for a quick reminder of how the command should be structured; the command syntax and a brief description of each argument; or the long form of the command with more detailed descriptions and examples of the command.

To limit the memory usage of the Vivado Design Suite, some features of the tool are only loaded into memory when that feature set is used. To access the complete list of Tcl commands and help text associated with a given feature, you must load the feature into memory using the load features command.

The help command can also return any available information related to various properties assignable to design objects. Use the <code>-prop</code> and <code>-class</code> options to return help information for properties.

This command returns the specified help text, or an error.

### Arguments

- -category <arg> (Optional) Get a list of the commands grouped under the specified command category.
- -args (Optional) Get abbreviated help text for the specified command. The default is to return the extended help for the specified command. Use this argument to keep it brief.
- -syntax (Optional) Returns only the syntax line for the command as a quick reminder of the proper form for using the command.
- -long (Optional) Returns the extended help description for the command, including the syntax, a brief description of the arguments, and a more detailed description of the command with examples. This is the default setting for the help command.
- -prop <arg> (Optional) Return the specified property of an object class, or the properties assigned to a specific object in the current design.

**NOTE:** This option requires the use of -class, or the specification of a single design object.

- -class <arg> (Optional) Return information related to the specified class of objects.
- -message <arg> (Optional) Return information related to the specified message. Messages are specified in the form of a unique global message ID, that consists of an application sub-system code and a message identifier: "Common 17-24", or {Common 17-24}. Refer to the set\_msg\_config command for more information.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<pattern\_or\_object> - (Optional) Returns information related to the specified command,
or a list of commands that match the specified pattern.

**NOTE:** A Vivado first class object, like a cell or site, must be specified when used with -class and -prop to return information about properties.

## **Examples**

The following example returns a list of Xilinx Tcl command categories:

help

This example loads the simulator feature of the Vivado Design Suite, and then returns a list of Tcl commands in the simulation and waveform categories:

```
load_features simulator
help -category simulation
help -category waveform
```

Returns a list of all commands matching the specified search pattern:

```
help *file*
```

This list can be used to quickly locate a command for a specific purpose, such as remove files or delete files.

The following help command returns a long description of the remove\_files command and its arguments:

```
help remove files
```

**NOTE:** You can also use the -args option to get a brief description of the command.

This example defines a procedure called short, and returns the <code>-args</code> form of help for the specified command:

```
proc short cmdName {help -args $cmdName}
```

**NOTE:** You can add this procedure to your init.tcl file to load this command every time the tool is launched. Refer to *Chapter 1, Introduction* of the *Vivado Design Suite Tcl Command Reference (UG835)* for more information on the init.tcl file.

The following examples show how to obtain help for properties of design objects, or a class of design objects:

```
help -class cell -prop NAME
help -prop NAME [get_cells cpuEngine]
```

**NOTE:** In the preceding example, the first command returns general information related to the NAME property, while the second command also returns the value of the NAME property on the specified design object.



- get\_cells
- list\_features
- list\_property
- load\_features
- report\_property
- set\_msg\_config



# highlight\_objects

Highlight objects in different colors.

### **Syntax**

highlight\_objects [-color\_index <arg>] [-rgb <args>] [-color <arg>] [-quiet] [-verbose] <objects>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-color_index]	Color index
[-rgb]	RGB color index list
[-color]	Valid values are red green blue magenta yellow cyan and orange
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	Objects to highlight

## **Categories**

**GUIControl** 

## **Description**

Highlights the specified or selected object or objects in a color as determined by one of the available color options.



**TIP:** Only one of the available color option should be used to specify the highlight color. However, if more than one color option is used, the order of precedence to define the color is -rgb, -color index, and -color.

Selected objects are automatically unselected in order to display the objects in the specified highlight color. Objects can be unhighlighted with the unhighlight objects command.



## **Arguments**

-color\_index arg - (Optional) Valid values are integers from 1 to 20. Specifies the color index to use for highlighting the selected object or objects. The color index is defined by the Highlight category of the **Tools** > **Options** > **Themes** command. Refer to the *Vivado Design Suite User Guide: Using the IDE (UG893)* for more information on setting themes.

-rgb args - (Optional) The color to use in the form of an RGB code specified as {R G B}. For instance, {255 255 0} specifies the color yellow.

-color arg - (Optional) The color to use for highlighting the specified object or objects. Supported highlight colors are: red, green, blue, magenta, yellow, cyan, and orange.

**NOTE:** White is the color used to display selected objects with the select\_objects command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) Specifies one or more objects to be highlighted.

## **Examples**

The following example highlights the currently selected objects in the color red:

highlight objects -color red [get selected objects]

- get\_highlighted\_objects
- get\_marked\_objects
- get selected objects
- mark objects
- select\_objects
- unhighlight\_objects



# implement\_debug\_core

Implement debug core.

## **Syntax**

implement debug core [-quiet] [-verbose] [<cores>...]

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <cores>]</cores>	Debug core

## **Categories**

Debug

## Description

Implements the Vivado logic analyzer debug cores in the current project. The tools will be run once for any ILA debug cores specified, and run one more time for the Debug Hub core if all cores are specified. The ILA core (labtools\_ila\_v3) is the only core type currently supported by the create\_debug\_core command. The tool automatically adds a Debug Hub core (labtools\_xsdbmasterlib\_v2) to contain and configure the ILA cores in the project.

The Vivado tool creates Debug Hub core and ILA cores initially as black boxes. These cores must be implemented prior to running through place and route. After the core is created with <code>create\_debug\_core</code>, and while ports are being added and connected with <code>create\_debug\_port</code> and <code>connect\_debug\_port</code>, the content of the debug core is not defined or visible within the design.

Debug core implementation is automatic when you launch an implementation run using the launch\_runs command, or during design optimization using opt\_design. However, you can also use the implement\_debug\_core command to implement one or more of the cores in the design without having to implement the whole design.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cores> - (Optional) One or more debug cores to implement. All debug cores will be implemented if no cores are specified.

## **Examples**

The following example implements all debug cores in the current project:

implement\_debug\_core [get\_debug\_cores]

- connect\_debug\_port
- create\_debug\_core
- create\_debug\_port
- get\_debug\_cores
- launch\_runs



# implement\_mig\_cores

Call IP Services to regenerate an IP, then stitch it into the current netlist.

## **Syntax**

implement\_mig\_cores [-outputdir <arg>] [-rtlonly] [-force]
[-debug output] [-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-outputdir]	Target Output Directory for PHY IP Generated Files Default: empty
[-rtlonly]	Run the complete process to generate the PHY RTL code but do not replace the PHY core netlist
[-force]	Implement all non-optimized memory cores. When use with -rtlonly, optimized cores will be included, as well.
[-debug_output]	Enable debugging output.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Memory

## Description

Implements the memory IP cores in the current project.

Memory IP included in the Xilinx® IP Catalog are used to generate memory controllers and interfaces for Xilinx devices. Memory IP includes different IP cores from the Xilinx IP catalog depending on the device architecture and memory interface specified. Refer to Zynq-7000 AP SoC and 7 Series Devices Memory Interface Solutions (UG586), or UltraScale Architecture-Based FPGAs Memory Interface Solutions (PG150), for details of the available memory IP.

The implement\_mig\_cores command generates the RTL information for the physical interface (PHY) of the memory controller, and integrates the synthesized netlist of the memory controller into the top-level design.



A memory controller can be debug enabled when added into the design from the Xilinx IP catalog. In the Vivado logic analyzer, or the Vivado Lab Edition, memory controllers implemented into a design are associated with hw\_mig objects, one hw\_mig object per debug-enabled memory controller. The hw\_mig object will have all the properties needed to get the calibration status and draw the per-bit eye margin views.

Implementation of the memory IP, and debug core, is automatic when you launch an implementation run using the <code>launch\_runs</code> command, or when you run <code>opt\_design</code>. However, you can also use the <code>implement\_mig\_cores</code> command to integrate the memory IP without having to implement the whole design.



**TIP:** All pins of the memory controller must be assigned prior to running the implement\_mig\_cores command, or an error will be returned. You can use report\_drc to check the status of the memory controller.

This command returns a transcript of its process, or returns an error if it fails.

## **Arguments**

- -outputdir <arg> (Optional) Specify the output directory for the generated output products of the memory IP. If -outputdir is not specified, the output will be written to the current project folders.
- -rtlonly (Optional) Generate only the PHY RTL information for the memory controller.
- -force (Optional) Force the implementation of the memory IP even if it is up-to-date.
- -debug output (Optional) Enable the debugging feature of the memory IP.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example implements the memory IP cores in the current design:

implement mig cores

- commit\_hw\_mig
- get\_hw\_migs
- launch\_runs
- opt\_design
- refresh\_hw\_mig
- report\_hw\_mig





# import\_files

Import files and/or directories into the active fileset.

## **Syntax**

```
import_files [-fileset <arg>] [-force] [-of_objects <args>]
[-norecurse] [-flat] [-relative_to <arg>] [-quiet] [-verbose]
[<files>...]
```

#### **Returns**

A list of file objects that were imported

### **Usage**

Name	Description
[-fileset]	Fileset name
[-force]	Overwrite files of the same name in project directory
[-of_objects]	RMs to import the files to
[-norecurse]	Disables the default behavior of recursive directory searches
[-flat]	Import the files into a flat directory structure
[-relative_to]	Import the files with respect to the given relative directory
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <files>]</files>	Name of the files to import into fileset

## **Categories**

Project, Simulation

## **Description**

Imports one or more files or the source file contents of one or more directories to the specified fileset.



For every file added to a project the Vivado Design Suite attempts to store and maintain both a relative path and an absolute path to the file or directory. When a project is opened, these paths are used to locate the files and directories. By default the Vivado Design Suite applies a Relative First approach to resolving paths, searching the relative path first, then the absolute path. You can use the PATH\_MODE property to change how the Vivado tool resolves file paths or properties for specific objects. For more information, see the *Vivado Design Suite Properties Reference Guide (UG912)* .



**IMPORTANT:** Importing multiple files one at a time can cause noticeable performance degradation. It is more efficient to use a single import files command to import a list of files:

import files {file1 file2 file3 ... fileN}

This command is different from the add\_files command, which adds files by reference into the specified fileset. This command imports the files into the local project folders under project.srcs\<fileset>\imports and then adds the file to the specified fileset.

## **Arguments**

- -fileset <name> (Optional) The fileset to which the specified source files should be added. If the specified fileset does not exist, the tool will return an error. If no fileset is specified the files will be added to the source fileset by default.
- -force (Optional) Overwrite files of the same name in the local project directory and in the fileset.
- -norecurse (Optional) Do not recurse through subdirectories of any specified directories. Without this argument the tool will also search through any subdirectories for additional source files that can be added to a project.
- -flat (Optional) Import all files into the imports folder without preserving their relative paths. By default the directory structure of files is preserved as they are imported into the design.
- -relative\_to <arg> (Optional) Import the files relative to the specified directory. This allows you to preserve the path to the imported files in the directory structure of the local project. The files will be imported to the imports folder with the path relative to the specified directory.

**NOTE:** The relative\_to argument is ignored if the -flat argument is also specified. The -flat command eliminates the directory structure of the imported files.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<files> - (Optional) One or more file names or directory names to be added to the specified fileset. If a directory name is specified, all valid source files found in the directory, and in subdirectories of the directory, will be added. If no files are specified, the tool imports files in the source set for the current project.

**NOTE:** If the path is not specified as part of the file name, the current working directory is used, or the directory from which the tool was launched.

## **Examples**

The following example imports the top.ucf file into the constrs\_1 constraint fileset.

```
import files -fileset constrs 1 top.ucf
```

The following example imports the valid source files into the source fileset (sources\_1) as a default since the -fileset argument is not specified. In addition, the -norecurse argument restricts the tool to looking only in the specified \level1 directory and not searching any subdirectories. All valid source files will be imported into the \imports folder of the project because the -flat argument has been specified.

```
import files C:/Data/FPGA Design/level1 -norecurse -flat
```

**NOTE:** Without the -flat option a \level1 directory would be created inside of the \imports folder of the project.

The following example imports files into the source fileset (sources\_1) because the -fileset argument is not specified. Valid source files are imported from the \level1 directory, and all subdirectories, and the files will be written into the \imports folder of the project starting at the \Data directory due to the use of the -relative\_to argument.

import files C:/Data/FPGA\_Design/level1 -relative\_to C:/Data

#### See Also

add\_files



# import\_ip

Import an IP file and add it to the fileset.

## **Syntax**

import ip [-srcset <arg>] [-name <arg>] [-quiet] [-verbose] [<files>]

#### Returns

List of file objects that were added

## **Usage**

Name	Description
[-srcset]	(Optional) Specifies the source file set containing the objects to be upgraded Default: The current source fileset Values: Source set name
[-name]	(Optional) Specifies a replacement name for the imported IP; may not be used with multiple files. Default: The current name for the imported IP Values: The new name for the imported IP
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <files>]</files>	Names of the IP files to be imported Values: A list of XCI (and/or XCO) file name(s)

## **Categories**

Project, IPFlow

# Description

Adds an existing XCI or XCO file as an IP source into the current project, and copies it into the local project directory structure.

The import\_ip command allows you to read existing IP files directly, and copy them into the local project folders. Use the read\_ip or add\_files command to add IP files by reference into the current project.

Use the create ip command to create new IP files from the current IP catalog.

## **Arguments**

-srcset <arg> - (Optional) Specifies the source file set to import the IP files into. If not specified, the default source file set is sources\_1.



-name <arg> - (Optional) The name to assign to the IP object as it is added to the current source fileset. This option can only be used when a single file is specified in <files>.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<files> - (Optional) The names of the IP files to be imported into the current project. Each IP must be in the form of an existing XCI file or XCO file. An XCI file is an IP-XACT format file that contains information about the IP parameterization. An XCO file is a CORE Generator log file that records all the customization parameters used to create the IP core and the project options in effect when the core was generated. The XCI or XCO files are used to recreate the core in the current project.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example copies the 10gig ethernet core into the current project, and assigns it a name of IP block1:

import ip C:/Data/FPGA Design/10gig eth.xci -name IP block1

- add files
- create\_ip
- generate\_target
- read ip



# import\_synplify

Imports the given Synplify project file.

## **Syntax**

import synplify [-copy sources] [-quiet] [-verbose] <file>

#### Returns

List of files object that were imported from the Synplify file

## **Usage**

Name	Description
[-copy_sources]	Copy all the sources from synplify project file into the created project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Name of the Synplify project file to be imported

## **Categories**

#### **Project**

## **Description**

Imports Synplify synthesis project files (.prj) into the current project, including the various source files used in the synthesis run.

## **Arguments**

-copy\_sources - (Optional) Copy Synplify project source files to the local project directory structure rather than referencing them from their current location. The default is to reference source files from their current location.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<file> - (Required) The name of the Synplify project file from which to import the source files.

## **Examples**

The following example creates a new project and imports the specified Synplify project file, copying the various source files from the Synplify project into the local project directories:

```
create_project syn_test C:/Data/FPGA_Design/syn_test
import_synplify -copy_sources C:/Data/syn_data.prj
```

#### See Also

create\_project



# import\_xise

Import XISE project file settings into the created project.

### **Syntax**

import\_xise [-copy\_sources] [-quiet] [-verbose] <file>

#### Returns

True

### **Usage**

Name	Description
[-copy_sources]	Copy all ISE sources into the created project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Name of the XISE project file to be imported

## **Categories**

#### **Project**

## Description

Imports an ISE project file (XISE) into the current project. This allows ISE projects to be quickly migrated into the Vivado Design Suite for synthesis, simulation, and implementation. All project source files, constraint files, simulation files, and run settings are imported from the ISE project and recreated in the current project.

This command should be run on a new empty project. Since source files, constraints, and run settings are imported from the ISE project, any existing source files or constraints may be overwritten.

## **Arguments**

-copy\_sources - (Optional) Copy source files in the ISE project to the local project directory structure rather than referencing them from their current location. The default is to reference source files from their current location.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The name of the ISE project file (.XISE) to be imported into the current project.

## **Examples**

The following example creates a new project called importISE, and then imports the ISE project file (first use.xise) into the new project.

```
create_project importISE C:/Data/importISE import_xise \
C:/Data/FPGA design/ise designs/drp des/first use.xise
```

**NOTE:** This example does not specify the <code>-copy\_sources</code> argument, so all source files in the ISE project will be added to the current project by reference.

#### See Also

create\_project



# import\_xst

Imports the given XST project file.

### **Syntax**

import xst [-copy sources] [-quiet] [-verbose] <file>

#### Returns

List of files object that were imported from the XST file

## **Usage**

Name	Description
[-copy_sources]	Copy all the sources from xst project file into the created project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Name of the XST project file to be imported

## **Categories**

#### **Project**

## **Description**

Imports XST synthesis project files into the current project, including the various source files used in the XST run.

## **Arguments**

-copy\_sources - (Optional) Copy XST project source files to the local project directory structure rather than referencing them from their current location. The default is to reference source files from their current location.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<file> - (Required) The name of the XST project file from which to import the source files.

## **Examples**

The following example creates a new project called xst\_test, and imports the drp\_des.xst file:

create\_project xst\_test C:/Data/FPGA\_Design/xst\_test
import\_xst C:/Data/ise\_designs/drp\_des.xst

#### See Also

create\_project



# include\_bd\_addr\_seg

Include segment from an address space.

### **Syntax**

include bd addr seg [-quiet] [-verbose] [<segment to include>]

#### Returns

The newly included segment object, "" if failed

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <segment_to_include>]</segment_to_include>	Segment to include

## **Categories**

**IPIntegrator** 

## **Description**

Reverses the exclusion of an AXI peripheral address segment from access by the AXI master, and restores the address segment to a mapped state.

In the block design, address segments of AXI peripherals can have one of three states:

- Unmapped An AXI peripheral, or slave interface, is connected to an AXI master, but the peripheral has not been assigned an address segment in the master's address space and is not visible to the master.
- Mapped The AXI peripheral is mapped into the AXI master's address space, assigned an address segment or range, and is accessible through the master.
- Excluded The AXI peripheral is mapped to the AXI master, and has been assigned an address segment, but is not accessible to the master. The address segment that the AXI slave occupies within the master address space is also considered filled.

The <code>exclude\_bd\_addr\_seg</code> command lets you exclude specific address segments from access by the AXI master they are mapped to. The <code>include\_bd\_addr\_seg</code> restores access to the mapped address segment.

This command returns nothing if successful, or returns an error if it failed.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<segment\_to\_include> - A single address segment object, bd\_addr\_seg, to restore to the
AXI master address space.

## **Example**

The following example restores the AXI peripheral address segment for access by its AXI master:

include\_bd\_addr\_seg [get\_bd\_addr\_segs microblaze\_1/Data/SEG\_axi\_gpio\_1\_Reg]

- assign bd address
- create\_bd\_addr\_seg
- exclude\_bd\_addr\_seg
- get\_bd\_addr\_segs
- get\_bd\_addr\_spaces



# infer\_diff\_pairs

Infer differential pairs, typically for ports just imported from a CSV or XDC file.

### **Syntax**

infer\_diff\_pairs [-file\_type <arg>] [-quiet] [-verbose] [<file>...]

#### Returns

Nothing

### **Usage**

Name	Description
[-file_type]	Input file type: 'csv' or 'xdc' Default: file type
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file>]</file>	Pin Planning CSV or XDC file Default: file

## **Categories**

**FileIO** 

## **Description**

The infer\_diff\_pairs command can be used in an I/O Pin Planning project, after importing the I/O pin information using the read csv or read xdc command.

There are several attributes that identify differential pairs in the file: Signal Name, DiffPair Signal, DiffPair Type, and I/O Standard.

The tool will identify differential pairs using the following methods:

- Matching Diff Pair This is a direct definition of the two signals which make up a differential pair. Two port entries, each have DiffPair Signal values linking to the Signal Name of the other, and have complementary DiffPair Type values, one N and one P. The tool checks to ensure that the other attributes such as I/O Standard are compatible when forming the diff pair.
- Unmatched Diff Pair Two port entries, with complementary DiffPair Type values (one N, one P), but only one port has a DiffPair Signal linking to the other Signal Name. The tool will create the differential pair if all other attributes are compatible.
- Single Port Diff Pair A single port entry with a differential I/O Standard, a DiffPair Type value, and a DiffPair Signal that does not otherwise appear in the CSV. The tool will create the opposite side of the differential pair (the N or P side), with all properties matching those on the original port.



• Inferred Diff Pair - Two ports entries, with Signal Names that imply the N and P side. The tool will infer a differential pair if all other attributes are compatible.

After reading the port definitions from a CSV or XDC file, the tool will report that some differential pairs can be inferred from the data. You can run the <code>infer\_diff\_pairs</code> command to infer these differential pairs if you choose.

## **Arguments**

<code>-file\_type</code> [ <code>csv</code> | xdc ] - (Optional) Specify the type of file to import when inferring differential pairs. The valid file types are CSV and XDC. There is no default; the <code>-file\_type</code> must be specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Optional) The name of the file previously imported.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example imports the specified XDC file, and then infers differential pairs from the file:

```
read_xdc C:/Vivado_Install/io_1.xdc
infer diff pairs C:/Vivado Install/io 1.xdc -file type xdc
```

- read csv
- read xdc



# instantiate\_example\_design

Creates an example design from a predefined template in an open project.

## **Syntax**

instantiate\_example\_design [-design <arg>] [-hier <arg>] [-options
<args>] [-quiet] [-verbose] <template>

#### **Returns**

Returns the name of the template applied

## **Usage**

Name	Description
[-design]	Block Design Name
[-hier]	Hierarchy Block
[-options]	Configurable options
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<template></template>	Configurable Design Name

# **Categories**

**IPIntegrator** 

## **Description**

This command creates an example design from a predefined template in an open project. The target part specified by the open project must be compatible with the example design, as defined in the SUPPORTED\_PARTS property of the example, or an error is returned.

For the embedded processor example designs, base\_microblaze and base\_zynq, the example design must be created in an open block design in the Vivado IP integrator. Embedded processor example designs require the use of a board as defined by the BOARD\_PART property, rather than a target part. Refer to the current board part command for more information.

The command returns the name of the example design used and a transcript of commands; or it returns an error if it fails.



## **Arguments**

-design <arg> - (Optional) For embedded processor example designs, this option specifies the name of the open and current block design to instantiate the example design into. This option is required for embedded processor example designs. If -design is not specified, an error is returned.

-hier - (Optional) Hierarchy Block

-options <args> - (Optional) Specify the values of configurable properties of the example design.



**TIP:** The configurable properties (CONFIG.\*) of an example design can be returned by the report\_property or get\_property commands.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<template> - Specifies the template design to be instantiated into the specified design. The template can be specified by name, or as an object returned by the get\_example\_designs command.

## **Examples**

The following example creates a new project as specified, overwriting an existing project of the same name if one is found, specifies the BOARD\_PART property for the project, creates a new empty block design in the Vivado IP integrator, and then instantiates the Zynq embedded processor example design:

```
create_project zynq1 -force
set_property BOARD_PART em.avnet.com:zed:1.3 [current_project]
create_bd_design myFirstZynq
instantiate_example_design -design myFirstZynq \
[lindex [get example designs] 1]
```

This example reports the configurable properties of the specified example design:

```
report property [lindex [get example designs] 3] CONFIG.*
```



This example creates a new empty project as specified, sets a target BOARD for the project, creates and opens a new empty block design, and then instantiates the configurable example design:

```
create_project mb1 C:/Data/Vivado_Tutorial/Tutorial_Created_Data/mb1
set_property board_part xilinx.com:kcu105:part0:1.1 [current_project]
create_bd_design design_1
instantiate_example_design -design design_1 \
    -options { Data_Cache.VALUE 8K Include_DDR4.VALUE true \
    Local_memory.VALUE 128K }\
xilinx.com:design:config mb:1.0
```

- create\_bd\_design
- create\_project
- get\_example\_designs
- set\_property



# instantiate\_template\_bd\_design

Creates a block design in IP integrator from a predefined template.

## **Syntax**

instantiate\_template\_bd\_design -design <arg> [-hier <arg>] [-options
<args>] [-quiet] [-verbose] <template>

#### **Returns**

Returns the name of the template applied

## **Usage**

Name	Description
-design	Block Design Name
[-hier]	Hierarchy Block
[-options]	Configurable options
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<template></template>	Configurable Design Name

## **Categories**

**IPIntegrator** 

## Description

This command creates an example design from a template Block Design in the IP integrator feature of the Vivado Design Suite.

The template diagram is created in an existing and open block design. In addition, the target part specified by the current project or in-memory project must be compatible with the template design or an error is returned.

The command returns a transcript of its process, or returns an error if it fails.

## **Arguments**

-design <arg> - (Required) Specifies the name of the block design to instantiate the template diagram into. The specified block design must exist and be open in the IP integrator, or an error is returned.

-hier - (Optional) Hierarchy Block



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<template> - Specifies the template diagram to be instantiated into the specified design. The template can be specified by name, or as an object specified by the get\_template\_db\_designs command.

## **Examples**

The following example builds the specified template block design in the specified design:

```
instantiate_template_bd_design -design myFirstZynq \
[lindex [get template bd designs] 1]
```

#### See Also

get\_template\_bd\_designs



# iphys\_opt\_design

Interactive phys\_opt\_design.

## **Syntax**

iphys\_opt\_design [-fanout\_opt] [-critical\_cell\_opt] [-placement\_opt]
[-rewire] [-net <arg>] -cluster <args> -place\_cell <args> [-place]
[-dsp\_register\_opt] [-bram\_register\_opt] [-shift\_register\_opt] [-cell <arg>] [-packing] [-unpacking] [-port <arg>] [-critical\_pin\_opt]
[-skipped\_optimization] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-fanout_opt]	Fanout optimization including very high fanout optimizations
[-critical_cell_opt]	Do cell-duplication based optimization on timing critical nets
[-placement_opt]	Move cells to reduce delay on timing-critical nets
[-rewire]	Do rewiring optimization
[-net]	net to be optimized
-cluster	Clusters of load pins
-place_cell	Place cell or cell connecting to pin to loc
[-place]	Replay placement of the transformation
[-dsp_register_opt]	DSP register optimization
[-bram_register_opt]	BRAM register optimization
[-shift_register_opt]	Shift register optimization
[-cell]	cell to be optimized
[-packing]	Packing in DSP/BRAM
[-unpacking]	Unpacking in DSP/BRAM
[-port]	Port in DSP/BRAM that is optimized
[-critical_pin_opt]	Pin Swap optimization
[-skipped_optimization]	The change is not committed
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



## **Categories**

**Tools** 

## **Description**

The iphys\_opt\_design command describes a specific optimization that was performed by the phys\_opt\_design command, such as replicating a critical cell or pulling registers from a block RAM to improve critical path delay. The iphys\_opt\_design command includes all the information necessary to recreate both the post-optimization logical netlist and the placement changes required for the optimized netlist.

Interactive physical optimization can be used in two ways:

- Applying post-placement physical optimizations to the pre-placement netlist to improve the overall placement result and improve design performance.
- Saving the physical optimizations in a Tcl script to be repeated as needed.

The various optimizations performed by phys\_opt\_design can be written to an iphys\_opt Tcl script by write\_iphys\_opt\_tcl, and read into the design by the read\_iphys\_opt\_tcl command.



**TIP:** The <code>iphys\_opt\_design</code> command is intended for use inside the iphys\_opt Tcl script file. These commands can be edited in the context of the iphys\_opt Tcl script, but they are not intended to be specified at the command line.

This command returns a transcript of its processes, or an error if it fails.

# **Arguments**

- -fanout\_opt (Optional) Performs delay-driven optimization on the specified net, by replicating drivers to reduce delay.
- -critical cell opt (Optional) Replicate cells on specified nets to reduce delays.
- -placement opt (Optional) Move cells to reduce delay on specified nets.
- -rewire (Optional) Refactor logic cones to reduce logic levels and reduce delay on critical signals.
- -net <arg> (Optional) Specify the net to apply an optimization to.
- -cluster <args> (Optional) Specify a cluster of load pins.
- -place\_cell <args> (Optional) Place the specified cells, or cells connected to the specified pins, on the device sites specified.
- -place (Optional) Replay placement of the transformation.
- -dsp\_register\_opt (Optional) Improve critical path delay by moving registers from slices to DSP blocks, or from DSP blocks to slices.
- -bram\_register\_opt (Optional) Improve critical path delay by moving registers from slices to block RAMs, or from block RAMs to slices.
- -shift\_register\_opt (Optional) Perform shift register optimization to improve timing on negative slack paths between shift register cells (SRLs) and other logic cells.



- -cell <arg> (Optional) Specify a cell to apply an optimization to.
- -packing (Optional) Packing in DSP/BRAM.
- -unpacking (Optional) Unpacking in DSP/BRAM.
- -port <arg> (Optional) Specify a port on a cell to apply the optimization to.
- -critical\_pin\_opt For LUT inputs, this optimization performs remapping of logical pins to physical pins, also known as pin-swapping, to improve critical path timing.
- -skipped\_optimization (Optional) Defines the specified optimization as not performed. These are optimizations identified by phys\_opt\_design that are skipped because suitable locations for optimized logic cannot be found. For example, BRAM register optimizations to improve slack that are skipped because no suitable locations can be found for the registers.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following example performs a critical cell optimization on the specified net and cluster of ports:

```
iphys_opt_design -critical_cell_opt -net \
    {ADUR_CORE_INST/CPE_INST/CPE_ANT_RESOURCE_TDM_INST0 \
    /CPE_ANT_LINE_IQ_TDM_ANT0_INST/CPE_PN_MULT_INST/CPE_PN_MUL_INST3 \
    /Q_PNI_MULT_INST/pn_mult_reg[3][0]} \
    -cluster {pn_mult[3]_i_14_replica {\
        {ADUR_CORE_INST/CPE_INST/CPE_ANT_RESOURCE_TDM_INST0 \
        /CPE_ANT_LINE_IQ_TDM_ANT0_INST/CPE_PN_MULT_INST/CPE_PN_MUL_INST2 \
        /Q_ADD_INST/pn_mult_reg[3]_i_6_CARRY8/S[0]}}\
    -cluster {pn_mult[3]_i_14_replica_1 {\
        {ADUR_CORE_INST/CPE_INST/CPE_ANT_RESOURCE_TDM_INST0 \
        /CPE_ANT_LINE_IQ_TDM_ANT0_INST/CPE_PN_MULT_INST/CPE_PN_MUL_INST0 \
        /CPE_ANT_LINE_IQ_TDM_ANT0_INST/CPE_PN_MULT_INST/CPE_PN_MUL_INST0 \
        /Q_ADD_INST/pn_mult_reg[3]_i_10_CARRY8/S[0]}}\)
```

The following example performs a shift register optimization on the specified cell:

```
iphys_opt_design -shift_register_opt -cell \
    {ADUR_CORE_INST/EMIF_INTERFACE_INST/EMIF_HOST_IF_INST/DLY_INST1 \
    /PD INST FPGA/delay chain reg[9][16] srl9} -port D
```

- phys\_opt\_design
- read\_iphys\_opt\_tcl
- write\_iphys\_opt\_tcl



# launch\_chipscope\_analyzer

Issues an error that you can not run this command.

## **Syntax**

launch\_chipscope\_analyzer [-run <arg>] [-csproject <arg>] [-quiet]
[-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-run]	Implemented run to launch ChipScope Analyzer with
[-csproject]	ChipScope project
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**ToolLaunch** 

# **Description**

Launches the ChipScope™ Pro Analyzer tool for the active run, or a specified Implemented Design run. You can setup a Netlist Design for use with ChipScope prior to implementation, using the create\_debug\_core, create\_debug\_port, and connect\_debug\_port commands.

The Implemented Design must also have a bitstream file generated by BitGen for launch chipscope analyzer to run. If BitGen has not been run, an error will be returned.

**NOTE:** It is not enough to use the write\_bitstream command to create a bitstream file. You must follow the steps outlined below in the second example.

# **Arguments**

-run <arg> - The run name to use when launching the ChipScope Pro Analyzer. The specified run must be implemented and have a bitstream (.bit) file generated. ChipScope will use the bitstream file and the debug\_nets.cdc file from the specified run.



-csproject <arg> - The name of the project to open in ChipScope Pro Analyzer. If you do not specify the project name, the default project name of csdefaultproj.cpj will be used. When you specify the project name, you should also specify the .cpj extension.

**NOTE:** The project is created in the project/project.data/sources 1/cs folder.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example launches ChipScope Pro Analyzer, specifying the implementation run to use and the name of the ChipScope project to create:

```
launch chipscope analyzer -run impl 3 -csproject impl 3 cs project
```

The following example sets the add\_step Bitgen property for the impl\_4 run, launches the impl\_4 run, and then launches the ChipScope Pro Analyzer on the specified run:

```
set_property add_step Bitgen [get_runs impl_4]
launch_runs impl_4 -jobs 2
launch chipscope analyzer -run impl 4
```

**NOTE:** In this example the ChipScope project will be called csdefaultproj.cpj.

- connect\_debug\_port
- create\_debug\_core
- create\_debug\_port
- launch\_runs
- set\_property
- write\_bitstream



# launch\_impact

Issues an error that you can not run this command.

## **Syntax**

launch impact [-run <arg>] [-ipf <arg>] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-run]	Implemented run to launch iMPACT with
[-ipf]	Project for iMPACT
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

ToolLaunch

# **Description**

Launch iMPACT to configure your device and generate programming files. You can also read back and verify design configuration data, debug configuration problems, or execute XSVF files.

You must generate the bitstream file using write bitstream prior to using iMPACT.

The command returns the list of files read.

## **Arguments**

-run - (Optional) Launch iMPACT with the specified run. If no run is specified, then iMPACT is launched with the active implementation run.

-ipf - (Optional) Specify the iMPACT project file to use to save the results to. The iMPACT Project File (IPF) contains information from a previous session of iMPACT. The target device is configured according to the settings in the specified IPF file. If you do not specify -ipf, the target device is configured according to the default settings.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

#### **Examples**

The following example launches iMPACT using the specified implementation run:

launch\_impact -run impl\_3

#### See Also

write\_bitstream



# launch\_runs

Launch a set of runs.

## **Syntax**

launch\_runs [-jobs <arg>] [-scripts\_only] [-lsf <arg>] [-sge <arg>]
[-dir <arg>] [-to\_step <arg>] [-next\_step] [-host <args>] [-remote\_cmd
<arg>] [-email\_to <args>] [-email\_all] [-pre\_launch\_script <arg>]
[-post\_launch\_script <arg>] [-custom\_script <arg>] [-force] [-quiet]
[-verbose] <runs>...

#### Returns

Nothing

## **Usage**

Name	Description
[-jobs]	Number of jobs Default: 1
[-scripts_only]	Only generate scripts
[-lsf]	Use LSF to launch jobs. Required argument is the bsub command line to pass to LSF Default: empty
[-sge]	Use SGE to launch jobs. Required argument is the qsub command line to pass to SGE Default: empty
[-dir]	Launch directory
[-to_step]	Last Step to run. Ignored when launching multiple runs. Not valid with -next_step
[-next_step]	Run next step. Ignored when launching multiple runs. Not valid with -to_step.
[-host]	Launch on specified remote host with a specified number of jobs. Example: -host {machine1 2} -host {machine2 4}
[-remote_cmd]	Command to log in to remote hosts Default: ssh -q -o BatchMode=yes
[-email_to]	List of email addresses to notify when jobs complete (only applicable with -host)
[-email_all]	Send email after each job completes (only applicable with -host)
[-pre_launch_script]	Script to run before launching each job (only applicable with -host)
[-post_launch_script]	Script to run after each job completes (only applicable with -host)
[-custom_script]	User run script map file which contains run name to user run script mapping



Name	Description
[-force]	Run the command, even if there are pending constraint changes, which will be lost (in a Partial Reconfig design)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<runs></runs>	Runs to launch

## **Categories**

#### **Project**

# **Description**

Launches synthesis and implementation runs when running the Vivado tools in Project Mode. Refer to the *Vivado Design Suite User Guide: Design Flows Overview (UG892)* for a complete description of Project Mode and Non-Project Mode.

A run must be previously defined using the <code>create\_run</code> command, and the properties of the run must be previously configured using the <code>set\_property</code> command. Both synthesis and implementation runs can be specified in the same <code>launch\_runs</code> command. However, to launch an implementation run, the parent synthesis run must already be complete.

In Non-Project Mode, Vivado synthesis can be launched directly using the synth\_design command, and does not require the use of a defined run.

In Non-Project Mode, Vivado implementation steps can be launched individually with the opt\_design, power\_opt\_design, place\_design, route\_design, phys\_opt\_design, and write bitstream commands.

## **Arguments**

- -jobs <arg> (Optional) The number of parallel jobs to run on the local host. The number of jobs for a remote host is specified as part of the -host argument. You do not need to specify both -jobs and -host.
- -scripts\_only (Optional) Generate a script called runme.bat for each specified run so you can queue the runs to be launched at a later time.
- -lsf <arg> (Optional) Use IBM Platform Load Sharing Facility (LSF) to launch synthesis and implementation runs. The bsub command line to pass to LSF must be specified as a required argument.
- -sge <arg> (Optional) Use Oracle Grid Engine or Sun Grid Engine (SGE) to launch synthesis and implementation runs. The qsub command line is a required argument to submit a job to SGE.



-to\_step <arg> - (Optional) Launch the run through the specified step in the implementation process, and then stop. For instance, run implementation through the place\_design step, and then stop. This will allow you to look at specific stages of a run without completing the entire run. The following are the valid steps for implementation runs.

- opt\_design Optionally optimize the logical design to more efficiently use the target device resources. This step is usually enabled by default even though it is an optional step.
- power\_opt\_design Optionally optimize elements of the logic design to reduce power demands of the implemented FPGA.
- place\_design Place logic cells onto the target device. This is a required step.
- power\_opt\_design (Post-Place) Optionally optimize power demands of the placed logic elements. This step must be enclosed in quotes or braces since it includes multiple words (e.g. -to\_step "power\_opt\_design (Post-Place)").
- phys\_opt\_design Optionally optimize design timing by replicating drives of high-fanout nets to better distribute the loads.
- route\_design Route the connections of the design onto the target FPGA. This is a required step.
- write\_bitstream Generate a bitstream file for Xilinx device configuration. This is a required step.

**NOTE:** The specified -to\_step must be enabled for the implementation run using the set\_property command, or the Vivado tool will return an error.

-next\_step - (Optional) Continue a prior run from the step at which it was stopped. This option can be used to complete a run previously launched with the -to step argument.

**NOTE:** The -to\_step and -next\_step arguments may not be specified together, and are ignored when launching multiple runs.

-host <args> - (Optional) Launch on the named remote host with a specified number of jobs. The argument is in the form of {<hostname> <jobs> }, for example: -host {machine1 2}. If the -host argument is not specified, the runs will be launched from the local host.

**NOTE:** This argument is supported on the Linux platform only.

- -remote\_cmd <arg> (Optional) The command to use to login to the remote host to launch jobs. The default remote command is "ssh -q -o BatchMode=yes".
- -email\_to <args> (Optional) Email addresses to send a notification to when the runs have completed processing. This option also requires the use of -host with an SMTP server running to send Email notifications.
- -email\_all (Optional) Send a separate Email for each run as it completes. This option also requires the use of -host with an SMTP server running to send Email notifications.
- -pre\_launch\_script <arg> (Optional) A shell script to run on the specified host before launching each job. This option also requires the use of -host.
- -post\_launch\_script <arg> (Optional) A shell script to run on the specified host after completion of all jobs. This option also requires the use of -host.
- -force (Optional) Launch the run regardless of any pending constraint changes for Partial Reconfiguration designs.

**NOTE:** This argument applies only to Partial Reconfiguration projects. Any pending constraint changes will be lost to the specified runs.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<runs> - (Required) The names of synthesis and implementation runs to launch. One or more run names may be specified.

## **Examples**

The following command launches three different synthesis runs with two parallel jobs:

```
launch runs synth 1 synth 2 synth 4 -jobs 2
```

The following example creates a results directory to write run results. In this case a separate folder named <code>impl\_3</code>, <code>impl\_4</code>, and <code>synth\_3</code> will be written to the specified directory. In addition, the <code>-scripts\_only</code> argument tells the tool to write <code>runme.bat</code> scripts to each of these folders but not to launch the runs at this time.

```
launch runs impl 3 impl 4 synth 3 -dir C:/Data/FPGA Design/results -scripts only
```

The following example configures the impl\_1 run, setting options for Vivado Implementation 2013, enabling some of the optional optimizations, and then launches the run to the place design step:

```
set_property flow {Vivado Implementation 2013} [get_runs impl_1]
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true \
        [get_runs impl_1]
set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
launch runs -to step place design impl_1
```

- create\_run
- get\_runs
- opt design
- phys\_opt\_design
- place\_design
- power\_opt\_design
- reset run
- route\_design
- set\_property
- synth\_design
- write bitstream



# launch\_sdk

Launch Xilinx Software Development Kit (SDK).

## **Syntax**

```
launch_sdk [-bit <arg>] [-bmm <arg>] [-workspace <arg>] [-lp <arg>]
[-hwspec <arg>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-bit]	Specify the bitstream file for FPGA programming
[-bmm]	Specify the BMM file for BRAM initialization
[-workspace]	Specify the workspace directory for SDK projects
[-lp]	Add <pre>repository_path&gt; to the list of Driver/OS/Library search directories.</pre>
[-hwspec]	Specify the hardware platform specification file ( <system>.xml)</system>
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**ToolLaunch** 

# **Description**

Launch the Software Development Kit (SDK) to design the software for a top-level design that includes a block design with an embedded processor like MicroBlaze, or Zynq-7000 All Programmable SoC. Block designs are created in the IP Integrator feature of the Vivado Design Suite with the create bd design command.

This command uses the hardware definition file created by the write\_sysdef command which is run automatically by the Vivado Design Suite after implementation and bitstream generation. The <top\_level\_design\_name> .sysdef file is found in the runs/impl 1 folder.

This command returns a transcript of the SDK tool launch.



## **Arguments**

- -bit <arg> (Optional) Specify the bitstream file for FPGA programming.
- -bmm <arg> (Optional) Specify the BMM file for BRAM initialization.
- -workspace <arg> (Optional) Specify the workspace directory for SDK projects. This is the folder in which your software projects are stored.
- -lp <arg> (Optional) Specify the library, or repository path, for Driver/OS/Library search directories. This is a collection of libraries and drivers that form the lowest layer of your application software stack.
- -hwspec <arg> (Optional) Specify the hardware definition file created by the write\_sysdef command.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example launches SDK, loading the specified hardware definition file for the project, and indicates the workspace to use:

launch\_sdk -hwspec C:/Data/ug940/lab1/lab1.runs/impl\_1/lab1.sysdef \
 -workspace C:/Data/sdk work/

- write\_hwdef
- write\_sysdef



# launch\_simulation

Launch simulation.

## **Syntax**

launch\_simulation [-step <arg>] [-simset <arg>] [-mode <arg>]
[-type <arg>] [-scripts\_only] [-of\_objects <args>] [-absolute\_path]
[-install path <arg>] [-noclean dir] [-quiet] [-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-step]	Launch a simulation step. Values: all, compile, elaborate, simulate. Default:all (launch all steps). Default: all
[-simset]	Name of the simulation fileset
[-mode]	Simulation mode. Values: behavioral, post-synthesis, post-implementation Default: behavioral
[-type]	Netlist type. Values: functional, timing. This is only applicable when mode is set to post-synthesis or post-implementation
[-scripts_only]	Only generate scripts
[-of_objects]	Generate compile order file for this object (applicable with -scripts_only option only)
[-absolute_path]	Make design source file paths in 'absolute' format
[-install_path]	Custom installation directory path
[-noclean_dir]	Do not remove simulation run directory files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

ToolLaunch, Simulation

# **Description**

Launch a simulator to perform analysis and verification of a design.



The launch\_simulation command creates a script file for the target simulator and then executes this file in the simulation run directory. The simulation results are saved in the log files created in the run directory.

To run simulation for a specific simulator, you must first define the target simulator by setting the TARGET\_SIMULATOR property on the design project:

```
set property TARGET SIMULATOR <name> [current project]
```

The TARGET\_SIMULATOR property can have a value of XSim, ModelSim, IES, or VCS. The default value is XSIM, the Vivado simulator.

The target simulator can also be defined from the Vivado IDE. Create or open a project, select **Tools > Project Settings > Simulation** menu item, and select the Target simulator from the drop-down menu. The available choices are: Vivado simulator, ModelSim Simulator, Questa Advanced Simulator, Incisive Enterprise Simulator (IES), and Verilog Compiler Simulator (VCS).

The <code>launch\_simulation</code> command uses a three-step process comprised of compile, elaborate, and simulate steps. A script file for the target simulator is created for each step in the process, (<code>compile.bat</code>, <code>elaborate.bat</code>, <code>simulate.bat</code>), and written to the simulation run directory.



**TIP:** On Linux the script files are named with the .sh suffix instead of .bat.

By default, launch\_simulation will run these script files in sequence to run the simulation. You can create the scripts without running them by using the -scripts only option.

This command returns a transcript of its process, or returns an error if it fails.

## **Arguments**

-simset <arg> - (Optional) The name of the simulation fileset containing the simulation test benches and sources to be used during simulation. If not specified, the current simulation fileset is used.

-mode [ behavioral | post-synthesis | post-implementation ] - (Optional) Specifies either a behavioral simulation of the HDL design sources to verify syntax and confirm that the design performs as intended, a functional or timing simulation of the post-synthesis netlist, or a functional or timing simulation of the post implementation design to verify circuit operation after place and route. The default mode is behavioral.

-type [ functional | timing ] - (Optional) Specifies functional simulation of just the netlist, or timing simulation of the netlist and SDF file. This option must be specified with -mode for post-synthesis or post-implementation, but cannot be used with -mode behavioral. Post-synthesis timing simulation uses SDF component delays from the synth\_design command. Post-implementation timing simulation uses SDF delays from the place\_design and route\_design commands.



**IMPORTANT:** Do not use -type with -mode behavioral, or the tool will return an error.

-scripts\_only - (Optional) Only generate the simulation scripts for the target simulator, rather than actually launching these scripts to start the "compile", "elaborate" and "simulate" steps. You can use the scripts to launch the simulation flow at a later time.



-of\_objects <arg> - (Optional) Run simulation for a single specified sub-design, or composite file. The sub-design must be specified as a design object as returned by the get\_files command, rather than simply specified by name.

-absolute\_path - (Optional) Specify this option to define the source and include paths used in the simulation scripts as absolute paths. By default, all paths are written as relative to the simulation run directory. Relative paths include an "origin\_dir" variable that is set in the simulation script to the current run directory, but you can edit the \$origin\_dir variable to point to a path of your choice when relocating the design and simulation scripts.

-install\_path <arg> - (Optional) Specifies the directory containing simulator executables (
e.g. vlog.exe, ncvlog, vlogan). If this option is not specified, the target simulator
will be looked for in the current <\$PATH>.

-noclean\_dir - (Optional) Do not remove files from the simulation run directory prior to launching the simulator. The default behavior is to remove files from the simulation run directory to create a clean start. With the -noclean\_dir option, existing files in the run directory are left in place. However, some of the files generated for use by the simulator will be overwritten or updated by re-launching the simulator.

-step - (Optional) Specifies the simulation step to be launched. The valid steps are: Compile, Elaborate, Simulate.



**TIP:** By default, all the steps will be executed.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following commands run behavioral simulation of the design using the Vivado simulator:

```
set_property target_simulator "XSim" [current_project]
launch simulation
```

The following commands run post-synthesis functional simulation of the design using the ModelSim Simulator:

```
set_property target_simulator "ModelSim" [current_project]
launch simulation -mode "post-synthesis" -type "functional"
```

The following commands run post-implementation functional simulation of the design using the Cadence IES Simulator:

```
set_property target_simulator "IES" [current_project]
launch_simulation -mode "post-implementation" -type "functional"
```



The following commands run post-implementation timing simulation of the design using the Synopsys VCS Simulator:

```
set_property target_simulator "VCS" [current_project]
launch simulation -mode "post-implementation" -type "timing"
```

The following command generates behavioral simulation scripts for the target simulator in the simulation run directory:

```
launch_simulation -scripts_only
```

The following commands run behavioral simulation flow of the design for the "my\_simset" simulation fileset for the target simulator in the simulation run directory:

```
launch simulation -simset [get filesets my simset]
```

The following command runs behavioral simulation flow for the "char\_fifo.xci" IP for the target simulator in the simulation run directory, and does not clean up prior simulation files:

```
launch simulation -noclean dir -of objects [get files char fifo.xci]
```

The following command generates absolute paths for the source files in the generated script files:

```
launch simulation -absolute path
```

The following command will pick the simulator tools from the specified installation path instead of from the PATH variable:

launch\_simulation -install\_path /tools/ius/13.20.005/tools/bin

- close sim
- current\_sim
- relaunch\_sim
- xsim



# limit\_vcd

Limit the maximum size of the VCD file on disk (equivalent of \$dumplimit verilog task).

## **Syntax**

limit vcd [-quiet] [-verbose] <filesize>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<filesize></filesize>	Specify the maximum size of the VCD file in bytes.

# **Categories**

Simulation

# Description

Specify the size limit, in bytes, of the Value Change Dump (VCD) file. This command operates like the Verilog \$dumplimit simulator directive.

When the specified file size limit has been reached, the dump process stops, and a comment is inserted into the VCD file to indicate that the file size limit has been reached.

**Note:** You must run the open\_vcd command before using the limit\_vcd command.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<filesize> - (Required) Specify the file size limit of the open VCD file in bytes.



# **Examples**

The following example limits the current VCD file:

limit\_vcd 1000

- checkpoint\_vcd
- flush\_vcd
- log\_vcd
- open\_vcd



# link\_design

Open a netlist design.

## **Syntax**

```
link_design [-name <arg>] [-part <arg>] [-constrset <arg>] [-top
<arg>] [-mode <arg>] [-pr_config <arg>] [-reconfig_partitions <args>]
[-partitions <args>] [-quiet] [-verbose]
```

#### **Returns**

Design object

#### **Usage**

Name	Description
[-name]	Design name
[-part]	Target part
[-constrset]	Constraint fileset to use
[-top]	Specify the top module name when the structural netlist is Verilog
[-mode]	The design mode. Values: default, out_of_context Default: default
[-pr_config]	PR Configuration to apply while opening the design
[-reconfig_partitions]	List of reconfigurable partitions to load while opening the design
[-partitions]	List of partitions to load while opening the design
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Tools** 

# Description

Opens a new or existing netlist design, linking the netlist files and constraints with the target part to create the design. This command is intended for use with netlist source files, such as files generated by third party synthesis tools, or Vivado synthesis through the synth\_design command.



The DESIGN\_MODE property for the current source fileset must be defined as GateLvl in order to open a netlist design. If not, you will get the following error:

ERROR: The design mode of 'sources 1' must be GateLvl.

The -top switch is required for third-party synthesis designs. The netlist for the design must be rooted in a specific module. For project-based designs you can specify the TOP property on the project. However, in non-project mode, you must use the -top option for the link design command.

For project based designs with RTL source files, use launch\_runs to launch synthesis or implementation, and then use the open run command to open the design.

For non-project based designs, use the <code>open\_checkpoint</code> command to open a checkpoint into memory, opening the design in Non-Project Mode. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Project Mode and Non-Project Mode.

## **Arguments**

-name <arg> - (Optional) This is the name assigned to the netlist design when it is opened by the Vivado tool. This name is for reference purposes, and has nothing to do with the top-level of the design or any logic contained within.

-part <arg> - (Optional) The Xilinx device to use when creating a new design. If the part is not specified the default part will be used.

-constrset <arg> - (Optional) The name of the constraint fileset to use when opening the design.

**NOTE:** The -constrset argument must refer to a constraint fileset that exists. It cannot be used to create a new fileset. Use create fileset for that purpose.

-top <arg> - (Optional) The name of the top module of the design hierarchy of the netlist.



**IMPORTANT:** When specifying -top with an EDIF netlist-based design, or design checkpoint (DCP) file, the name of the top-level cell must match the top-level cell defined in the EDIF or DCP file.

-mode [ default | out\_of\_context ] - (Optional) If you have synthesized a block, and disabled IO buffer insertion, you can load the resulting EDIF into the Vivado Design Suite using -mode out\_of\_context. This enables implementation of the module without IO buffers, prevents optimization due to unconnected inputs or outputs, and adjusts DRC rules appropriately for the design. Refer to the *Vivado Design Suite User Guide: Hierarchical Design (UG905)* for more information.

-pr\_config <arg> - (Optional) For the Partial Reconfiguration (PR) project-based design flow, this option specifies the PR Configuration to apply while opening the design. For PR designs, the create\_pr\_configuration command lets you associate a Reconfigurable Module (RM) with each Partition Definition in the design. This option tells the Vivado tool to link the design checkpoint files for the RMs into the design. See the Vivado Design Suite User Guide: Partial Reconfiguration (UG909) for more information.

-reconfig\_partitions <args> - (Optional) Specify a list of reconfigurable partitions to load while opening the design. The specified reconfigurable partitions are marked with the HD.RECONFIGURABLE property for proper handling in the design.



-partitions <args> - (Optional) List of hierarchical design partitions to load while opening the design. Hierarchical design partitions are marked with the HD.PARTITION property. See the *Vivado Design Suite User Guide: Hierarchical Design* (UG905) for more information.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following creates a new netlist design called Net1:

link design -name Net1

**NOTE:** The default source set, constraint set, and part will be used in this example.

The following example opens a netlist design called Net1, and specifies the constraint set to be used:

link\_design -name Net1 -constrset con1

- launch\_runs
- open\_checkpoint
- open\_run
- synth\_design



# list\_features

List available features.

## **Syntax**

list features [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Tools** 

# Description

In order to reduce the memory footprint of the Vivado Design Suite, there are groups of Tcl commands called "features" which are unavailable for use until you run a command from that feature set, or unless you explicitly load the feature using the load features command.

This command lists the available features sets of the Vivado Design Suite that can be loaded with the load features command.

**NOTE:** If a feature has been previously loaded, it will not be listed as a feature available to load.

This command returns a list of features, or an error message.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example returns the list of features available to load into the Vivado Design Suite: list\_features

- help
- load\_features



# list\_hw\_samples

Return probe sample values.

## **Syntax**

list\_hw\_samples [-quiet] [-verbose] [<hw\_probe>]

#### Returns

Samples

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_probe>]</hw_probe>	hw_probe object

## **Categories**

Hardware, Object

## **Description**

Writes data samples from the specified hw\_probe object on the current hw\_ila.

The number of captured samples returned from the specified probe is equal to the DATA\_DEPTH property of the ILA core. The default data depth is 1024 samples. Data values are returned in the radix specified for the hw\_probe, as determined by the DISPLAY\_RADIX property.



**TIP:** For any samples to be returned, data must have been captured by the specified port.

The values are listed to the standard output, or can be captured to a Tcl variable for post-processing, or output to a file.



The following is an example Tcl script that lists the data samples from hw\_probes of interest:

```
# Define a list of probes to get the data samples from
set probeList [get_hw_probes *AR*]
#Specify the radix for the return values
set_property DISPLAY_RADIX BINARY [get_hw_probes *AR*]
# Define a filename to write data to
set fileName C:/Data/probeData1.txt
# Open the specified file in write mode
set FH [open $fileName w]
# Write probe data for each probe
foreach x $probeList {
   puts $FH "$x:"
   puts $FH [list_hw_samples $x]
}
# Close the output file
close $FH
puts "Probe data written to $fileName\n"
```

This command returns the requested output, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_probe">- List the data samples for the specified hw\_probe on the current hw\_ila. The probe must be specified as an object returned by the get hw probes command.

## **Examples**

The following example returns the data samples for the specified probe:

```
list hw samples [get hw probes *probe18]
```

- current\_hw\_ila
- get\_hw\_ilas
- get\_hw\_probes
- create hw probe





# list\_param

Get all parameter names.

## **Syntax**

list\_param [-quiet] [-verbose]

#### Returns

List

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

PropertyAndParameter

## **Description**

Gets a list of user-definable configuration parameters. These parameters configure a variety of settings and behaviors of the tool. For more information on a specific parameter use the report\_param command, which returns a description of the parameter as well as its current value.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example returns a list of all user-definable parameters:

list param



- get\_param
- report\_param
- reset\_param
- set\_param



# list\_property

List properties of object.

## **Syntax**

list\_property [-class <arg>] [-regexp] [-quiet] [-verbose] [<object>]
[<pattern>]

#### Returns

List of property names

## **Usage**

Name	Description
[-class]	Object type to query for properties. Ignored if object is specified.
[-regexp]	Pattern is treated as a regular expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <object>]</object>	Object to query for properties
[ <pattern>]</pattern>	Pattern to match properties against Default: *

# **Categories**

Object, PropertyAndParameter

## **Description**

Gets a list of all properties on a specified object or class.

**NOTE:** report\_property also returns a list of properties on an object or class of objects, but also reports the property type and property value.

# **Arguments**

-class <arg> - (Optional) Return the properties of the specified class instead of a specific object. The class argument is case sensitive, and most class names are lower case.

**NOTE:** -class cannot be used together with an <object>.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<object> - (Optional) A single object on which to report properties.

**NOTE:** If you specify multiple objects you will get an error.

<pattern> - (Optional) Match the available properties on the <object> or -class
against the specified search pattern. The <pattern> applies to the property name, and only
properties matching the specified pattern will be reported. The default pattern is the wildcard
'\*' which returns a list of all properties on the specified object.

**NOTE:** The search pattern is case sensitive, and most properties are UPPER case.

# **Examples**

The following example returns all properties of the specified CELL object:

list property [get cells cpuEngine]

The following example returns the properties matching the specified search pattern from the BEL class of objects:

list property -class bel \*NUM\*

- create\_property
- get\_cells
- get\_property
- list\_property\_value
- report\_property
- reset\_property
- set\_property



# list\_property\_value

List legal property values of object.

## **Syntax**

list\_property\_value [-default] [-class <arg>] [-quiet] [-verbose]
<name> [<object>]

#### **Returns**

List of property values

## **Usage**

Name	Description
[-default]	Show only the default value.
[-class]	Object type to query for legal property values. Ignored if object is specified.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of property whose legal values is to be retrieved
[ <object>]</object>	Object to query for legal properties values

# **Categories**

Object, PropertyAndParameter

## **Description**

Gets a list of valid values for an enumerated type property of either a class of objects or a specific object.

**NOTE:** The command cannot be used to return valid values for properties other than Enum properties. The report\_property command will return the type of property to help you identify Enum properties.

## **Arguments**

-default - (Optional) Return the default property value for the specified class of objects.

-class <arg> - (Optional) Return the property values of the specified class instead of a specific object. The class argument is case sensitive, and most class names are lower case.

**NOTE:** -class cannot be used together with an <object>.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) The name of the property to be queried. Only properties with an enumerated value, or a predefined value set, can be queried with this command. All valid values of the specified property will be returned.

<object> - (Optional) A single object on which to report properties.

**NOTE:** If you specify multiple objects you will get an error.

## **Examples**

The following example returns the list of valid values for the KEEP\_HIERARCHY property from cell objects:

```
list property value KEEP HIERARCHY -class cell
```

The following example returns the same result, but uses an actual cell object in place of the general cell class:

```
list property value KEEP HIERARCHY [get cells cpuEngine]
```

The following example returns the default value for the specified property by using the current design as a representative of the design class:

list property value -default BITSTREAM.GENERAL.COMPRESS [current design]

- create property
- current\_design
- get\_cells
- get\_property
- list\_property
- report\_property
- reset\_property
- set\_property



# list\_targets

List applicable targets for the specified source.

#### **Syntax**

list targets [-quiet] [-verbose] <files>

#### Returns

List of targets

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Source file for which the targets needs to be listed

## **Categories**

**Project** 

# **Description**

List the targets that are available for a specified IP core, DSP module, or IP Subsystem. The following file types are accepted: .xci, .xco, .mdl, .bd, .bxml.

Use the generate targets command to generate the listed targets.

The command returns the list of available targets. If no targets are available for the specified file objects, nothing is returned.

# Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<files> - (Required) A files object that contains the list of source files to evaluate.

**NOTE:** Use get\_files to specify a files object, rather than specifying a file name.

## **Examples**

The following example lists the available targets for any DSP modules in the design:

```
list_targets [get_files *.mdl]
```

- create\_bd\_design
- create\_sysgen
- generate\_target
- get\_files
- import\_ip
- read\_ip



# load\_features

Load Tcl commands for a specified feature.

## **Syntax**

load features [-quiet] [-verbose] [<features>...]

#### Returns

**Nothing** 

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <features>]</features>	Feature(s) to load, use list_features for a list of available features.

## **Categories**

Tools

# Description

Load the specified features of the Vivado Design Suite into memory.

In order to reduce the memory footprint of the Vivado Design Suite, there are groups of Tcl commands called "features" which are unavailable for use until you run a command from that feature set, or unless you explicitly load the feature using the load features command.

For example, the <code>load\_features simulator</code> command loads the commands for the Vivado simulator, as does directly launching the Vivado simulator using the <code>launch xsim</code> command.

To access the complete list of Tcl commands associated with a feature of the Vivado Design Suite, and the help text for these commands, you can load the feature into the application memory using the <code>load\_features</code> command without actually running the feature of the tool.

You can list the features that are available to be loaded using the <code>list\_features</code> command. The list of features is dynamic, and changes from release to release.

The command returns nothing if successful, or an error message if failed.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<features> - List of features to load.

## **Examples**

The following example loads the Vivado simulator feature:

load features simulator

The following example loads all of the loadable feature sets of the Vivado Design Suite:

load features [list features]

- help
- list\_features



# lock\_design

Locks or unlocks netlist, placement or routing of a design. The 'lock/unlock' will only applied on physically placed cells and routed nets.

## **Syntax**

lock\_design [-level <arg>] [-unlock] [-export] [-quiet] [-verbose]
[<cell>]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-level]	specify the locking and unlocking level; Valid values are logical, placement, and routing. Default: placement
[-unlock]	Unlock cells, if cells are not specified, whole design is unlocked; '-level' parameter must be specified for unlocking.
[-export]	mark that the constraints can be exported.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <cell>]</cell>	Lock cells, if cells are not specified, whole design is locked. Notice only placed cells and routed nets will be locked. Default: *

# **Categories**

**Project** 

# **Description**

This command is used in the Hierarchical Design Flows for Design Preservation and Partial Reconfiguration. Refer to the *Vivado Design Suite User Guide: Hierarchical Design (UG905)* for more information on these design flows, and the use of this command.

The lock\_design command is used to lock down the placement and/or routing of a design, or of the specified cell of a design. After reading in an Out-of-Context (OOC) design checkpoint using the read\_checkpoint command, the preservation level for the module must be defined.

This command sets the IS\_LOC\_FIXED, IS\_BEL\_FIXED, and IS\_ROUTE\_FIXED properties of the specified logic.



#### **Arguments**

-level <arg> - (Optional) Specify the level of the cell or design to preserve in the current design. As a default, the placement data is preserved. Accepted values are:

- logical Preserves the logical design. Any placement or routing information is still used, but can be changed if the tools can achieve better results.
- placement Preserves the logical and placed design. Any routing information is still used, but can be changed if the tools can achieve better results. This is the default setting.
- routing Preserves the logical, placed and routed design. Internal routes are preserved, but interface nets are not. In order to preserve routing, the CONTAIN\_ROUTING property must have been used on the Pblock during the OOC implementation. This ensures that there will be no routing conflicts when the OOC implementation is reused.

-unlock - (Optional) Unlock cells. If cells are not specified, the whole design is unlocked. The -level parameter must be specified for unlocking.

-export - (Optional) Permit the export the placement and routing data as an XDC file. The constraints of a locked design or cell can be exported using the write\_xdc command. By default, the constraints of a locked design or cell cannot be exported.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cell> - (Optional) Lock the specified cells in the design, if cells are not specified, the whole
design is locked. The default is to lock all cells in the design.



**TIP:** Only placed cells and routed nets will be locked at the level specified.

## **Examples**

The following example locks the placement and routing data for the specified cells of the current design:

lock\_design -level routing [get\_cells usbEngine\*]

- read\_checkpoint
- write\_xdc



# log\_saif

Log Switching Activity Interchange Format (SAIF) toggle for specified wire, signal, or reg.

#### **Syntax**

log saif [-quiet] [-verbose] <hdl objects>...

#### Returns

Does not return any object

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_objects></hdl_objects>	The hdl_objects to log

#### **Categories**

Simulation

## **Description**

Writes the switching activity rates for the specified HDL signals during the current simulation.

The Switching Activity Interchange format (SAIF) file is an ASCII file containing header information, and toggle counts for the specified signals of the design. It also contains the timing attributes which specify time durations for signals at level 0, 1, X, or Z.

The log\_saif command can only be used after the open\_saif command has opened an SAIF file in the current simulation to capture switching activity rates.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<hdl objects> - Specifies the HDL signal names on which to capture code.

# **Examples**

The following example logs switching activity for all signals in the current\_scope:

```
log saif [ get objects ]
```

Log SAIF for only the internal signals starting with name c of the scope /tb/UUT:

```
log_saif [get_objects -filter { type == internal_signal }/tb/UUT/c*]
```

- close\_saif
- get\_objects
- open\_saif



# log\_vcd

Log Value Change Dump (VCD) simulation output for specified wire, signal, or reg.

#### **Syntax**

```
log vcd [-level <arg>] [-quiet] [-verbose] [<hdl objects>...]
```

#### Returns

Does not return any object

#### **Usage**

Name	Description
[-level]	Number of levels to log (for HDL scopes) Default: 0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hdl_objects>]</hdl_objects>	Which HDL objects to log

## **Categories**

Simulation

## Description

Indicates which HDL objects to write into the Value Change Dump (VCD) file. In some designs the simulation results can become quite large; the <code>log\_vcd</code> command lets you define the specific content of interest. This command models the behavior of the Verilog <code>\$dumpvars</code> system task.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event.

This command specifies which HDL objects and how many levels of design hierarchy to write into the VCD file. The actual values of the objects are written to the VCD file when you run the checkpoint vcd or flush vcd commands at a specific time during simulation.

**Note:** You must use the open vcd command before using any other \* vcd commands.

Nothing is returned by this command.



#### **Arguments**

-level <arg> - (Optional) Specifies the number of levels of design hierarchy to traverse when locating HDL objects to write to the VCD file. The default value of 0 causes the tool to dump all values for the specified HDL objects at the level of hierarchy defined by <hdl\_objects>, and all levels below that. A value of 1 indicates that only the level of hierarchy specified by <hdl objects> should be written to the VCD file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hdl\_objects> - (Optional) Specifies the HDL objects to identify and write changing values into the VCD file. The level of hierarchy is also represented in the hdl\_objects pattern. For instance /tb/UUT/\* indicates all HDL objects within the /tb/UUT level of the design.

#### **Examples**

Log value changes for all the ports from the scope /tb/UUT:

```
log vcd [get objects -filter { type == port } /tb/UUT/* ]
```

**NOTE:** Since -levels is not specified, all levels below the specified scope will be searched for ports matching the specified pattern as well.

Log VCD for all the objects in the current\_scope:

```
log_vcd *
log vcd [ get objects *]
```

Log value changes for only internal signals with names starting with C, of the root scope /tb/UUT:

```
log vcd [get objects -filter { type == internal signal }./C*]
```

- checkpoint vcd
- flush vcd
- open\_vcd



# log\_wave

Log simulation output for specified wire, signal, or reg for viewing using Vivado Simulators waveform viewer. Unlike add\_wave, this command does not add the waveform object to waveform viewer (i.e. Waveform Configuration). It simply enables logging of output to the Vivado Simulators Waveform Database (WDB).

#### **Syntax**

log\_wave [-recursive] [-r] [-quiet] [-verbose] <hdl\_objects>...

#### Returns

Nothing

#### **Usage**

Name	Description
[-recursive]	Searches recursively for objects
[-r]	Searches recursively for objects
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_objects></hdl_objects>	Which hdl_objects to trace

## **Categories**

Simulation

#### **Description**

Log simulation activity for the specified HDL objects into the waveform database file (.wdb) for viewing using Vivado simulator waveform viewer.

In the Vivado simulator, an HDL object is an entity that can hold a value, such as a wire, signal, or register.

Unlike add\_wave, this command does not add the waveform object to waveform configuration. It simply enables logging of waveform activity to the Vivado simulator waveform database (WDB). See the *Vivado Design Suite User Guide*: *Logic Simulation (UG900)* for more information.

This command returns nothing.

# **Arguments**

-recursive | -r - (Optional) Recursively log the waveform activity of the specified HDL objects, and the children of the specified HDL objects.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="https://example.cts"><a href="https://example.cts">https://example.cts</a> - (Required) Specifies the HDL objects to include in the Vivado simulator waveform database file. The level of hierarchy is also represented in the hdl\_objects pattern. For instance /tb/UUT/\* indicates all HDL objects within the /tb/UUT level of the design.

#### **Examples**

The following example logs the waveform activities for the specified HDL objects.

log\_wave -r [get\_objects /testbench/dut/\*]

#### See Also

get\_objects



#### **Itrace**

Turns on or off printing of file name and line number of the hdl statement being simulated.

#### **Syntax**

ltrace [-quiet] [-verbose] <value>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<value></value>	value: on, true, yes. Otherwise set to off, false, no

### **Categories**

Simulation

## **Description**

Enables line-level tracing for simulation debugging purposes.

During simulation the simulation source file and line number being evaluated is returned to the Tcl console.



**TIP:** Process tracing with the ptrace command provides more detailed information than is available with line tracing.

This feature can also be enabled using the LINE\_TRACING property on the current simulation object:

```
set property LINE TRACING on [current sim]
```

The command returns the state of line tracing, or returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<value> - (Required) Enables or disables line tracing during simulation. Specify a <value> of
true to enable process tracing, or false to disable it.

# **Example**

The following example enables line tracing:

ltrace true

- current\_sim
- ptrace
- set\_property



# make\_bd\_intf\_pins\_external

Create external port for the corresponding interface pins. If a cell is specified, create external interface ports for all unconnected interface pins.

### **Syntax**

make\_bd\_intf\_pins\_external [-quiet] [-verbose] <objects>...

#### **Returns**

Pass if successful in creating at least one interface port

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><objects></objects></pre>	The interface pins/cells to be made external

## **Categories**

**IPIntegrator** 



# make\_bd\_pins\_external

Create external port for the corresponding pin. If a cell is specified, create external ports for all unconnected pins.

### **Syntax**

make\_bd\_pins\_external [-quiet] [-verbose] <objects>...

#### **Returns**

Pass if successful in creating at least one port

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><objects></objects></pre>	The pins/cells to be made external

## **Categories**

**IPIntegrator** 



# make\_diff\_pair\_ports

Make differential pair for 2 ports.

#### **Syntax**

make diff pair ports [-quiet] [-verbose] <ports>...

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<ports></ports>	Ports to join

#### **Categories**

XDC, PinPlanning

#### **Description**

Joins two existing ports to create a differential pair. The port directions, interfaces, and other properties must match in order for the specified ports to be joined as a differential pair. Otherwise an error will be returned.



**IMPORTANT:** The two ports must first be created, either by using the <code>create\_port</code> command or by reading in an XDC file, prior to making them into a differential pair.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



<ports> - (Required) Two port objects to join as a differential pair. The first port specified will
be the positive side of the differential pair.

# **Examples**

The following example joins the two specified ports to create a differential pair:

make\_diff\_pair\_ports port\_Pos1 port\_Neg1

- create\_interface
- create\_port
- split\_diff\_pair\_ports



# make\_wrapper

Generate HDL wrapper for the specified source.

#### **Syntax**

```
make_wrapper [-top] [-testbench] [-inst_template] [-fileset <arg>]
[-import] [-force] [-quiet] [-verbose] <files>
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-top]	Create a top-level wrapper for the specified source
[-testbench]	Create a testbench for the specified source
[-inst_template]	Create an instantiation template for the specified source. The template will not be added to the project and will be generated for reference purposes only.
[-fileset]	Fileset name
[-import]	Import generated wrapper to the project
[-force]	Overwrite existing source(s)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Source file for which the wrapper needs to be generated

## **Categories**

Project, SysGen

# **Description**

Create a Verilog or VHDL wrapper for instantiating a sub-design into the project.

The make\_wrapper command will create a wrapper for Embedded Processor Designs from the IP Integrator feature of the Vivado Design Suite, or any IP Integrator block design, as well as DSP modules created in System Generator or MathWorks MatLab.



You can generate a wrapper to make the sub-design the top-level of a stand-alone design, or for instantiating a sub-design into an existing design. You can also generate a wrapper for a simulation test bench of System Generator sub-designs.

**NOTE:** The wrapper is generated in Verilog or VHDL according to the TARGET\_LANGUAGE property on the project.

The command returns information related to the creation of the wrappers, or returns an error if it fails.

#### **Arguments**

- -top (Optional) Create a top-level Verilog or VHDL wrapper for the specified source. The wrapper instantiates the sub-design as the top-level of the design hierarchy.
- -testbench (Optional) Create a simulation test bench template for the specified sub-design. This includes the DUT module instantiation, but does not include the stimulus for simulation.



**IMPORTANT:** This option is only valid for SysGen composite files. All other sources will produce an error.

- -inst\_template (Optional) Create an instantiation template for the specified source. The template will not be added to the project and will be generated for reference purposes only. The instantiation template can be cut and paste into another RTL file to create an instance of the module in the hierarchy.
- -fileset (Optional) Specify the destination fileset for importing the wrapper file into the project. By default, the wrapper will be imported into sources\_1.
- -import (Optional) Import the wrapper file into the project, adding it to the appropriate fileset.
- -force (Optional) Overwrite an existing wrapper file.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) Specify the source files to generate the wrapper from. The
make\_wrapper command only supports the .mdl file format from System Generator for DSP,
the .slx format from MathWorks MATLAB, and the .bd file format from the IP Integrator
feature of the Vivado Design Suite.



# **Examples**

The following example creates the instantiation template to integrate the specified IP Integrator block design into the design hierarchy of the current project:

```
make_wrapper -inst_template -fileset [get_filesets sources_1] \
-files [get_files C:/Data/design_1/design_1.bd]
```

- add\_files
- create\_bd\_design
- create\_sysgen
- generate\_target
- get\_filesets
- list\_targets



# mark\_objects

Mark objects in GUI.

#### **Syntax**

mark objects [-rgb <args>] [-color <arg>] [-quiet] [-verbose] <objects>

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-rgb]	RGB color index list
[-color]	Valid values are red green blue magenta yellow cyan and orange
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	Objects to mark

## **Categories**

**GUIControl** 

## Description

Marks specified objects in GUI mode. This command places an iconic mark to aid in the location of the specified object or objects. The mark is displayed in a color as determined by one of the color options.

Objects can be unmarked with the unmark objects command.

**NOTE:** Use only one color option. If both color options are specified, -rgb takes precedence over -color.

### **Arguments**

-rgb <args> - (Optional) The color to use in the form of an RGB code specified as {R G B}. For instance, {255 255 0} specifies the color yellow, while {0 255 0} specifies green.

-color <arg> - (Optional) The color to use for marking the specified object or objects. Supported colors are: red, green, blue, magenta, yellow, cyan, and orange.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) One or more objects to be marked.

## **Examples**

The following example adds a red icon to mark the currently selected objects:

mark objects -color red [get selected objects]

- get\_highlighted\_objects
- get\_marked\_objects
- get\_selected\_objects
- highlight\_objects
- select\_objects
- unmark\_objects



# move\_bd\_cells

Move cells into a hierarchy cell. The connections between these cells are maintained; the connections between these cells and other cells are maintained through crossing hierarchy cell.

### **Syntax**

```
move_bd_cells [-prefix <arg>] [-quiet] [-verbose] [<parent_cell>]
[<cells>...]
```

#### **Returns**

0 if success

#### **Usage**

Name	Description
[-prefix]	Prefix name to add to cells
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <parent_cell>]</parent_cell>	Parent cell
[ <cells>]</cells>	Match engine names against cell names Default: *

## **Categories**

**IPIntegrator** 

## **Description**

Move IP Integrator cells into the specified hierarchical module within the current subsystem design. The connections between the cells being moved are maintained; connections between these cells and other cells that are not being moved are maintained automatically by IP Integrator adding pins and ports to cross the hierarchical boundary.

Cells in the IP subsystem design can also be copied into a hierarchical module using copy\_bd\_objs, and can be grouped and added to a hierarchical module using group bd objs.

This command returns the name of the <parent\_cell> module when successful, or returns an error message if it failed.

## **Arguments**

-prefix <arg> - (Optional) A prefix name to apply to any cells that are moved into the hierarchical module.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<parent cell> - The name of the hierarchical module to move cells into.

<cells> - (Optional) The list of cells, specified by the get\_bd\_cells command, to move
from the current IP subsystem design into the hierarchical module.

#### **Example**

The following example:

move\_bd\_cells -prefix mod1\_ /myModule1 [get\_bd\_cells /myAxiFifo\_1]
/myModule1

#### See Also

copy\_bd\_objs



# move\_files

Moves the files from one fileset to another while maintaining all of their original properties.

#### **Syntax**

```
move_files [-fileset <arg>] [-of_objects <args>] [-quiet] [-verbose]
[<files>...]
```

#### **Returns**

List of files that were moved

#### **Usage**

Name	Description
[-fileset]	Destination fileset name
[-of_objects]	Reconfig Modules to move the files to
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <files>]</files>	Name of the files to be moved

## **Categories**

Project, Simulation

#### **Description**

Moves files returned by the get\_files command from one fileset to another while maintaining the properties on the files.

This command returns the list of files that were moved, or an error if the command fails.

## **Arguments**

-fileset <arg> - (Optional) The destination fileset to which the specified source files should be moved. If no fileset is specified the files are moved to the sources\_1 fileset by default. An error is returned if the specified fileset does not exist.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Optional) One or more file objects returned by the get\_files command.

**NOTE:** You must specify file objects returned by the <code>get\_files</code> command, and not simply specify file names.

# **Examples**

The following example moves the file, top full.xdc, to the constrs\_2 fileset.

move\_files -fileset constrs\_2 [get\_files top\_full.xdc]

#### See Also

get\_files



### move\_wave

Moves wave objects from their current position to the specified position in the wave configuration.

### **Syntax**

move\_wave [-into <args>] [-at\_wave <args>] [-after\_wave <args>]
[-before\_wave <args>] [-quiet] [-verbose] <items>...

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-into]	the wave configuration, group, or virtual bus into which the wave object(s) will be moved.
[-at_wave]	inserts the new wave object(s) into the specified wave object, or after the specified wave object if not a group or virtual bus
[-after_wave]	inserts the new wave objects(s) after the specified wave object
[-before_wave]	inserts the new wave objects(s) before the specified wave object
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<items></items>	wave objects to move

# **Categories**

Waveform



# open\_bd\_design

Open an existing IP subsystem design from disk file.

#### **Syntax**

open bd design [-quiet] [-verbose] <name>

#### Returns

The design object. Returns nothing if the command fails

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of IP subsystem design to open

#### **Categories**

**IPIntegrator** 

## **Description**

Open an IP subsystem design in the IP Integrator feature of the Vivado IDE. The IP subsystem must previously have been created using the create\_bd\_design command.

This command returns a message with the name of the opened IP subsystem design, or returns an error if the command fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - The path and file name of the IP subsystem design to open in the IP Integrator
feature of the Vivado Design Suite. The name must include the file extension.



# **Examples**

The following opens the specified IP subsystem design in the current project:

open bd design C:/Data/project1/project1.src/sources 1/bd/design 1/design 1.bd

- close\_bd\_design
- create\_bd\_design
- current\_bd\_design
- save\_bd\_design



# open\_checkpoint

Open a design checkpoint in a new project.

#### **Syntax**

open\_checkpoint [-part <arg>] [-quiet] [-verbose] <file>

#### Returns

Nothing

#### **Usage**

Name	Description
[-part]	Override the checkpoint part. Note that this may cause errors if the checkpoint contains xdef.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Design checkpoint file

#### **Categories**

#### **Project**

#### **Description**

Open a design checkpoint file (DCP), create a new in-memory project and initialize a design immediately in the new project with the contents of the checkpoint. This command can be used to open a top-level design checkpoint, or the checkpoint created for an out-of-context module.

When opening a checkpoint, there is no need to create a project first. The <code>open\_checkpoint</code> command reads the design data into memory, opening the design in Non-Project Mode. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Project Mode and Non-Project Mode.

**NOTE:** When multiple design checkpoints are open in the Vivado tool, you must use the current\_project command to switch between the open designs. You can use current design to check which checkpoint is the active design.



#### **Arguments**

-part <arg> - (Optional) Specify a target part for the imported checkpoint design. This option lets you change the speed grade of the part used by the design checkpoint file, or change early availability parts for production parts of the same device and package.



**IMPORTANT:** The use of -part is limited in terms of the range of parts that can be used, and can result in an error when opening the checkpoint if an incompatible part is specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The path and filename of the checkpoint file.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example opens the specified checkpoint file, and specifies the target part for the design:

open checkpoint C:/Data/state1/checkpoint.dcp -part xc7k325tffg900-2

**NOTE:** If the specified part is not compatible with the device and package used by the specified checkpoint, the command will return an error.

- current\_design
- current\_project
- read\_checkpoint
- write\_checkpoint



# open\_example\_project

Open the example project for the indicated IP.

#### **Syntax**

open\_example\_project [-dir <arg>] [-force] [-in\_process] [-quiet]
[-verbose] <objects>...

#### **Returns**

The Project that was opened

#### **Usage**

Name	Description
[-dir]	Path to directory where example project will be created
[-force]	Overwrite an example project if it exists
[-in_process]	Open the example project in the same process
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><objects></objects></pre>	The objects whose example projects will be opened

## **Categories**

Project, IPFlow

### **Description**

Open an example project for the specified IP cores. The example project can be used to explore the features of the IP core in a stand-alone project, instead of integrated into the current project.

# **Arguments**

- -dir <arg> (Optional) Specifies the path to the directory where the example project will be written.
- -force (Optional) Force the opening of a new example project, overwriting an existing example project at the specified path.
- -in\_process (Optional) Open the example project in the same tool process as the current project. As a default, without this argument, a new process instance of the tool will be launched for the example project.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) The IP cores to open example projects for.

### **Examples**

The following copies the IP customization and opens the example project for the specified IP core in a new location:

open example project -dir C:/Data/examples -force [get ips blk mem\*]

- create\_ip
- generate\_target
- get\_ips
- import\_ip



# open\_hw

Open the hardware tool.

#### **Syntax**

open\_hw [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

#### **Categories**

Hardware

## **Description**

Open the Hardware Manager in the Vivado Design Suite in either the Vivado IDE or in Tcl or batch mode. Opening the Hardware Manager is the first step in programming and/or debugging your design in Xilinx FPGA hardware. For more information refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)*.

Hardware Manager is a feature of the Vivado Design Suite which lets you interact with FPGA devices on a board. The features of the Hardware Manager include:

- Logic Debug or Logic Analyzer- Debugging FPGA programmable logic designs.
- Programming/Configuration Program FPGA devices using JTAG and configuring flash memory devices connected to FPGAs.
- In-system Serial I/O debug Adjust SERDES receive/transmit settings and measure transmission bit error rates.
- System Monitor Control on chip system monitor and read system monitor temperature and voltage values.

The Hardware Manager uses a number of first class objects, like hw\_server, hw\_target, hw\_device, and hw\_ila. Each of these objects is related to other objects, and has properties that can be set or read by the set\_property and get\_property commands to configure or control its function in the Hardware Manager. Refer to the *Vivado Design Suite Properties Reference Guide (UG912)* for more information on these objects, or type:

help -class <object>



The steps to connect to hardware and program the target FPGA device are:

1. Open the hardware manager in the IDE. (open hw)



**TIP:** This step can be skipped if you are running in batch or Tcl mode.

- 2. Connect to a hardware server running either on the local machine, or on a remote network accessible host. (connect hw server)
- 3. Open a hardware target on the connected hardware server. (open hw target)
- 4. Identify the Xilinx FPGA device on the open hardware target. (current\_hw\_device, get hw devices)
- 5. Associate the bitstream data programming file (.bit), and probes file (.ltx) if one exists, with the appropriate FPGA device. (set property)
- 6. Program or download the programming file into the hardware device. (program\_hw\_device, refresh\_hw\_device).

Note that you can run the Hardware Manager from within the Vivado tool without having a project or design open. You can open the Hardware Manager, connect to the hardware server, and program the device on the target by providing a bitstream file, and probes file for debugging.

You can close the Hardware Manager using the close hw command.

This command returns nothing if successful, and returns an error if it fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Example**

The following example opens the Hardware Manager in the Vivado Design Suite:

open\_hw





- close\_hw
- connect\_hw\_server
- current\_hw\_device
- current\_hw\_server
- get\_hw\_devices
- get\_hw\_targets
- open\_hw\_target
- refresh\_hw\_device
- set\_property



# open\_hw\_target

Open a connection to a hardware target on the hardware server.

#### **Syntax**

```
open_hw_target [-jtag_mode <arg>] [-xvc_url <arg>] [-quiet] [-verbose]
[<hw_target>]
```

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
[-jtag_mode]	Open target in JTAG mode
[-xvc_url]	Open target connection to XVC server
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_target>]</hw_target>	hardware target Default: current hardware target

## **Categories**

Hardware

#### **Description**

Opens a connection to the specified hardware target of the connected hardware servers, or opens the current hardware target.

The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the Xilinx hardware server application, and the connect\_hw\_server command. Refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for a list of supported JTAG download cables and devices.

Each hardware target can have one or more Xilinx devices to program, or to use for debugging purposes. The current device is specified or returned by the current hw device command.

Use the <code>open\_hw\_target</code> command to open a connection to one of the available hardware targets. The open target is automatically defined as the current hardware target. Alternatively, you can define the current target with the <code>current\_hw\_target</code> command, and then open the current target. The Vivado Design Suite directs programming and debug commands to the open target through the hardware server connection.



An open connection to the hardware target can be closed using the <code>close\_hw\_target</code> command.

The open\_hw\_target command returns connection messages from the hardware server, or returns an error if it fails.

#### **Arguments**

-jtag\_mode [ on | off ] - (Optional) Open the hardware target in JTAG mode for accessing boundary scan. When the target is running in JTAG mode the Instruction Register (IR) and Data Registers (DR) are accessible through the scan\_ir\_hw\_jtag and scan\_dr\_hw\_jtag commands, and the devices on the target can also be put into various states using the run state hw jtag command.

**NOTE:** This is a boolean property of the hw\_target object that can also be enabled using values of "1" or "True".

-xvc\_url arg - (Optional) Open the hardware target as a connection to a Xilinx Virtual Cable. Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable, and lets you access and debug your Xilinx device without using a physical cable. The argument takes the IP address and port number of the xvcServer application.

**NOTE:** Refer to <a href="https://www.xilinx.com/products/intellectual-property/xvc.html">https://www.xilinx.com/products/intellectual-property/xvc.html</a> for more information.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_target"><a href="hw\_target">hw\_target</a><a href="hw\_target">hw

## **Example**

The following example opens the hardware target returned by the get hw targets command:

```
open hw target [lindex [get hw targets] 0]
```

The following example shows the flow of opening the Hardware Manager, making a connection to the hw\_server application running on a remote host, setting the current hardware target, and opening that target, with JTAG mode enabled:

```
open_hw
connect_hw_server -url jupiter:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203327463A]
open hw target -jtag mode on
```



- close\_hw\_target
- connect\_hw\_server
- current\_hw\_device
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets



# open\_io\_design

Open an IO design.

#### **Syntax**

open\_io\_design [-name <arg>] [-part <arg>] [-constrset <arg>] [-quiet]
[-verbose]

#### **Returns**

Design object

#### **Usage**

Name	Description
[-name]	Design name
[-part]	Target part
[-constrset]	Constraint fileset to use
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Project** 

#### **Description**

Opens a new or existing I/O Pin Planning design.

**NOTE:** The design\_mode property for the current source fileset must be defined as PinPlanning in order to open an I/O design. If not, you will get the following error:

ERROR: The design mode of 'sources 1' must be PinPlanning

#### **Arguments**

-name <arg> - (Optional) The name of a new or existing I/O Pin Planning design.

-part <arg> - (Optional) The Xilinx device to use when creating a new design. If the part is not specified the default part will be used.

-constrset <arg> - (Optional) The name of the constraint fileset to use when opening an I/O design.

**NOTE:** The -constrset argument must refer to a constraint fileset that exists. It cannot be used to create a new fileset. Use create\_fileset for that purpose.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

#### **Examples**

The following creates a new I/O design called myIO:

```
open io design -name myIO
```

**NOTE:** The default source set, constraint set, and part will be used in this case.

The following example opens an existing I/O design called myIO, and specifies the constraint set to be used:

open io design -name myIO -constrset topCon

#### See Also

create\_project



# open\_project

Open a Vivado project file (.xpr).

#### **Syntax**

open project [-part <arg>] [-read only] [-quiet] [-verbose] <file>

#### Returns

Opened project object

## **Usage**

Name	Description
[-part]	Open the project using this part (overrides project's part)
[-read_only]	Open the project in read-only mode
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Project file to be read

## **Categories**

**Project** 

# **Description**

Opens the specified Vivado Design Suite project file (.xpr), or the project file for the Vivado Lab Edition (.lpr).



**IMPORTANT:** The open\_project command has a different command syntax in the Vivado Lab Edition. The -part option is not supported because the Vivado Lab Edition project (.lpr) does not specify a target part. The current\_hw\_target and current\_hw\_device commands determine the target part.

This command returns a transcript of its process and the name of the created project, or returns an error if it fails.



## **Arguments**

-part <arg> - (Optional) Specify a target part to use when opening the project. This option lets you change the speed grade of the part used by a saved project, or change early availability parts for production parts of the same device and package. This option is not supported in Vivado Lab Edition.



**IMPORTANT:** The use of -part is limited in terms of the range of parts that can be used, and can result in an error when opening the project if an incompatible part is specified.

-read\_only - (Optional) Open the project in read only mode. You will not be able to save any modifications to the project unless you use the <code>save\_project\_as</code> command to save the project to a new editable project.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) The project file to open. You must include both the path to the file and the .xpr file extension.

## **Examples**

The following example opens the project named my\_project1 located in the Designs directory.

open project C:/Designs/project1.xpr

**NOTE:** The project must be specified with the .xpr extension for the tool to recognize it as a project file. The path to the file must be specified along with the project file name or the tool will return an error that it cannot find the specified file.

- close\_project
- create\_project
- current\_hw\_device
- current\_hw\_target
- current\_project



# open\_report

Open report from .rpx file.

#### **Syntax**

```
open_report [-file <arg>] [-append] [-console] [-name <arg>]
[-return_string] [-quiet] [-verbose] <rpx>
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Filename to output results to
[-append]	Append the results to file, don't overwrite the results file
[-console]	Send output to console
[-name]	Output the results to GUI panel with this name
[-return_string]	Return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<rpx></rpx>	Report data file to be read

# **Categories**

Report

# Description

Read an RPX (protobuf) file into memory to reload report results into the Vivado Design Suite. This command requires an open implemented or synthesized design.

The RPX file is written by report commands such as report\_timing\_summary, and report\_pulse\_width, that support the -rpx option, and is an interactive report file that can be reloaded into memory. Reloading the report into memory, reconnects the objects in the report to design objects so that cross-selection between the report in the Vivado IDE and the design is enabled.

This command returns the report results to the Tcl console by default, or when -console is specified, or opens a report window in the Vivado IDE when -name is specified. This command returns an error if it fails.



## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-console - (Optional) Output the report results to the Tcl console in the Vivado IDE or Tcl shell mode. This is the default behavior of the open\_report command if no other options are specified.

-name <arg> - (Optional) Specifies the name of the results set for the GUI. Timing summary reports in the GUI can be deleted by the delete timing results command.



**TIP:** Opening the RPX file in a named window in the VIvado IDE links objects between the report and the design for cross-selection.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<rpx> - Specify the name of the RPX file to load into memory.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example reads the specified RPX file an opens a named report in the Vivado IDE:

open\_report -name RPX1 design1\_summary.rpx

- check timing
- delete\_timing\_results
- report\_config\_timing
- report\_pulse\_width
- report\_timing
- report\_timing\_summary





## open\_run

Open a run into a netlist or implementation design.

## **Syntax**

open run [-name <arg>] [-pr config <arg>] [-quiet] [-verbose] <run>

#### Returns

Design object

## **Usage**

Name	Description
[-name]	Design name
[-pr_config]	PR Configuration to apply while opening the design (only valid when opening a synthesis run)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<run></run>	Run to open into the design

## **Categories**

**Project** 

# Description

Opens the specified synthesis run into a Netlist Design or implementation run into an Implemented Design. The run properties defining the target part and constraint set are combined with the synthesis or implementation results to create the design view in the tool.

This command is intended to open a synthesized or implemented design that was created from design runs in Project Mode in the Vivado Design Suite.

Use the <code>open\_checkpoint</code> command to open a Non-Project based checkpoint into memory, opening the design in Non-Project Mode. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Project Mode and Non-Project Mode.

## **Arguments**

-name - (Optional) This is the name assigned to the synthesized or implemented design when the run is opened by the Vivado tool. This name is for reference purposes, and has nothing to do with the top-level of the design or any logic contained within.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<run> - (Required) Specifies the run name of the synthesis or implementation run to open.
The run must have completed synthesis or implementation before it can be opened as a design.

**NOTE:** If you attempt to open a run that has not been launched the tool will return an error.

## **Examples**

The following command opens the specified synthesis run into a Netlist Design named synthPass1:

```
open run -name synthPass1 synth 1
```

The following opens an Implemented Design for impl\_1:

open run impl 1

- launch\_runs
- link\_design
- open\_checkpoint
- read\_checkpoint
- write\_checkpoint



# open\_saif

Open file for storing signal switching rate for power estimation. The switching rate is written out in Switching Activity Interchange Format (SAIF) Only one SAIF is allowed to be open per simulation run.

## **Syntax**

```
open_saif [-quiet] [-verbose] <file_name>
```

#### **Returns**

The SAIF object that was opened

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file_name></file_name>	The SAIF filename to store information

## **Categories**

Simulation

# **Description**

Create or open a Switching Activity Interchange Format (SAIF) file for storing signal switching rates in the current simulation for later use by the report power command.

The Switching Activity Interchange format (SAIF) file is an ASCII file containing header information, and toggle counts for the specified signals of the design. It also contains the timing attributes which specify time durations for signals at level 0, 1, X, or Z.

The SAIF file is recommended for power analysis since it is smaller than the VCD file.

When an SAIF file has been opened, you can write the switching activity from the simulation into the SAIF file using <code>log\_saif</code>.

Only one SAIF can be open at one time during simulation. To close the SAIF file, use the close\_saif command.

This command returns the object ID of the opened SAIF file, or returns an error if the command failed.



# **Arguments**

- $-\mathtt{quiet}$  <code>Execute</code> the command quietly, ignore any command line errors, and return no error messages if the command fails to execute.
- -verbose Suspends message limits during command execution.
- <file name> Specifies the name of the SAIF file to open.

# **Examples**

The following example opens the specified simulation:

open\_saif myData.saif



# open\_vcd

Open a Value Change Dump (VCD) file for capturing simulation output. This Tcl command models behavior of \$dumpfile Verilog system task .

## **Syntax**

```
open vcd [-quiet] [-verbose] [<file name>]
```

#### **Returns**

Returns a Vcd Object and sets the current vcd to this object so that current\_vcd command will return this object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file_name>]</file_name>	file name. Defaults to dump.vcd (This is LRM standard) Default: dump.vcd

## **Categories**

Simulation

# **Description**

Create or open a Value Change Dump (VCD) file to capture simulation output. This command operates like the Verilog \$dumpfile simulator directive.

VCD is an ASCII file containing header information, variable definitions, and value change details of a set of HDL signals. The VCD file can be used to view simulation result in a VCD viewer or to estimate the power consumption of the design.

When a VCD file has been opened, you can write the value changes from the simulation into the VCD file using <code>checkpoint\_vcd</code>, <code>flush\_vcd</code>, or <code>log\_vcd</code>. In addition, you can pause and resume the collection of value change data with the <code>stop\_vcd</code> and <code>start\_vcd</code> commands.

You can limit the size of the VCD file by using the limit vcd command.

To close the VCD file, use the close vcd command.

**Note:** You must use the open\_vcd command before using any other \*\_vcd commands. Only one VCD file can be open at any time.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file\_name> - (Optional) Is the name of the file into which to dump the current VCD information. When a filename is not specified, the default filename of dump.vcd is used. If the specified VCD file already exists, then open\_vcd resets the VCD file to a new state, overwriting the current contents.

## **Examples**

The following example opens the specified VCD file (design1.vcd) so that value changes can be written to it. The log\_vcd command identifies all ports in the /tb/UUT scope, and only that level of the design hierarchy, to be written to the VCD file. The simulation is run for a specified period of time, and flush\_vcd writes the current values of the HDL objects to the VCD file. Then close vcd closes the open file.

```
open_vcd design1.vcd
log_vcd -level 1 [get_objects filter { type == port } /tb/UUT/* ]
run 1000
flush_vcd
close vcd
```

- checkpoint vcd
- close\_vcd
- flush\_vcd
- limit vcd
- log vcd
- start\_vcd
- stop\_vcd



# open\_wave\_config

Open a wave config.

## **Syntax**

open wave config [-quiet] [-verbose] [<filename>]

#### Returns

The wave config opened

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <filename>]</filename>	the name of a WCFG file from which to create a new wave configuration and corresponding wave window

# **Categories**

Waveform

# Description

Open the specified Wave Config file (.wcfg) in the current simulation.

Vivado simulator uses a simulation debug data model to allow users to debug HDL source files using source code stepping, breakpoints, conditions, and waveform viewing tools. The debug data model contains HDL object and scope names, and maps them to memory addresses to let you examine the changing values of signals, variables and constants during the simulation.

The waveform database is separate from the Wave Config file that stores the waveform activity for the simulation. The Wave Config file contains just the list of wave objects (signals, dividers, groups, virtual buses) to display, and their display properties, plus markers. The waveform database (WDB) contains the event data, values changing over time, for all traced signals, whether displayed or not.

A wave configuration object is created in the current simulation with the <code>create\_wave\_config</code> command. A Wave Config file is written to disk by the use of the <code>save\_wave\_config</code> command, and can be opened with the <code>open\_wave\_config</code> command.



The open\_wave\_config command opens a Wave Config file and maps it to the data source in the current simulation.



**IMPORTANT:** Any HDL objects that are specified in the Wave Config file that are not found in the current simulation will be ignored.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<filename> - (Optional) Specify the path and <filename>of the Wave Config file to open.

The <filename> should have a suffix of .wcfg, and the file suffix will be assigned automatically if no other suffix is supplied.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

# **Examples**

The following example opens the specified Wave Config file:

open\_wave\_config testbench.wcfg

- close\_wave\_config
- create\_wave\_config
- open\_wave\_database
- save\_wave\_config



# open\_wave\_database

Open Waveform Database (WDB) file produced by a prior simulation run and return a simulation object.

## **Syntax**

open wave database [-noautoloadwcfg] [-quiet] [-verbose] <wdb>

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
[-noautoloadwcfg]	Do not automatically open associated WCFG files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<wdb></wdb>	file name

## **Categories**

Simulation

# Description

The open\_wave\_database command opens an existing static simulator database file (WDB) and associated wave config file (WCFG). This simulation is a static simulation, not live, and can only be used to review prior results.

**NOTE:** Many of the commands for running and resetting the simulation are not available in a static simulation.

Vivado simulator uses a simulation debug data model to allow users to debug HDL source files using source code stepping, breakpoints, conditions, and waveform viewing tools. The debug data model contains HDL object and scope names, and maps them to memory addresses to let you examine the changing values of signals, variables and constants during the simulation. When the simulation completes, the simulation is written to a static simulator database file (WDB).

HDL objects can be added to the simulation waveform database using the <code>log\_wave</code> command which enables logging of waveform activity for the specified objects to the Vivado simulator waveform database.



The waveform database is associated with a Wave Config file that stores the waveform activity for the simulation. The Wave Config file contains just the list of wave objects (signals, dividers, groups, virtual buses) to display, and their display properties, plus markers. The waveform database (WDB) contains the event data, values changing over time, for all traced signals, whether displayed or not.

A Wave Config file is written to disk by the use of the <code>save\_wave\_config</code> command, and can be opened with the open wave config command.

Use the <code>open\_wave\_database</code> command with the <code>open\_wave\_config</code> command to open a previously completed simulation for review in the Vivado IDE.



**TIP:** Objects that were logged in the simulation waveform database, with the <code>log\_wave</code> command, can be added posthumously to the wave configuration in a static simulation using the <code>add\_wave</code> command.

## **Arguments**

-noautoloadwcfg - (Optional) Do not automatically open wave config files (WCFG) associated with the waveform database.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<wbd> - specifies the path and filename of the WDB file to open.

# **Examples**

The following example opens a WDB file with the specified name, then opens an associated Wave Config file, and finally uses the current\_fileset command to open the simulation database in the Vivado IDE:

```
open_wave_database {C:/Data/project_xsim/testbench_behav.wdb}
open_wave_config {C:/Data/project_xsim/testbench_behav.wcfg}
current fileset
```

- create\_wave\_config
- current\_fileset
- open\_wave\_config
- save\_wave\_config



# opt\_design

Optimize the current netlist. This will perform the retarget, proposonst, sweep and bram\_power\_opt optimizations by default.

## **Syntax**

opt\_design [-retarget] [-propconst] [-sweep] [-bram\_power\_opt] [-remap]
[-resynth\_area] [-resynth\_seq\_area] [-directive <arg>] [-muxf\_remap]
[-hier\_fanout\_limit <arg>] [-bufg\_opt] [-shift\_register\_opt]
[-control\_set\_merge] [-merge\_equivalent\_drivers] [-carry\_remap]
[-debug\_log] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-retarget]	Retarget
[-propconst]	Propagate constants across leaf-level instances
[-sweep]	Remove unconnected leaf-level instances
[-bram_power_opt]	Perform Block RAM power optimizations
[-remap]	Remap logic optimally in LUTs
[-resynth_area]	Resynthesis
[-resynth_seq_area]	Resynthesis (with Sequential optimizations)
[-directive]	Mode of behavior (directive) for this command. Please refer to Arguments section of this help for values for this option Default: Default
[-muxf_remap]	Optimize all MuxFx cells to LUT3
[-hier_fanout_limit]	Replicate by module with threshold N
[-bufg_opt]	Insert, Merge and Split BUFGs
[-shift_register_opt]	Pull register stage from shift register
[-control_set_merge]	Merge all equivalent control set drivers to a single driver
[-merge_equivalent_drivers]	Merge all LUT, Flop equivalent driver replications
[-carry_remap]	reamp carries into luts
[-debug_log]	show debug message
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



## **Categories**

**Tools** 

## **Description**

Optimizes a design netlist for the target part. Optimization can provide improvements to synthesized netlists from third-party tools, or for netlists that may not have been optimized during synthesis.

Run this command prior to implementation to optimize the design and simplify the netlist before placing and routing the design.



**TIP:** To see what actions <code>opt\_design</code> is taking in optimizing your design, you can use the <code>-verbose</code> option to get a more detailed transcript of the process. This can help you in understanding and debugging some of the changes made to your design.

The opt design command performs the following optimizations by default:

- Retarget
- Constant Propagation
- Sweep
- Global Buffer (BUFG) optimizations
- Shift-Register Logic optimizations
- Block RAM Power optimizations



**IMPORTANT:** Using command-line options for specific optimizations results in <code>opt\_design</code> performing only the specified optimizations and disabling all others, even the ones that are usually performed by default.

To perform LUT Remapping, you must specify -remap.

To perform area-based re-synthesis, you must specify <code>-resynth\_area</code>, or <code>-directive ExploreArea</code>.

To perform sequential area-based re-synthesis, you must specify <code>-resynth\_seq\_area</code>, or <code>-directive ExploreSequentialArea</code>.

## **Arguments**

-retarget - (Optional) Retarget one type of block to another when retargetting the design from one device family to another. For example, retarget instantiated MUXCY or XORCY components into a CARRY4 block; or retarget DCM to MMCM. The retarget optimization also absorbs inverters into downstream logic where possible.

**NOTE:** The -retarget argument is optional, as are the other optimizations. However this optimization is run by default unless explicitly overridden by another optimization.

-propconst - (Optional) Propagate constant inputs through the circuit, resulting in a simplified netlist. Propagation of constants can eliminate redundant combinational logic from the netlist.

-sweep - (Optional) Remove unnecessary logic, removing loadless cells and nets.



-bram\_power\_opt - (Optional) Enables power optimization on Block RAM cells. Changes the WRITE\_MODE on unread ports of true dual-port RAMs to NO\_CHANGE, and applies intelligent clock gating to Block RAM outputs.

**NOTE:** Specific BRAM cells can be excluded from this optimization using the set\_power\_opt command.

- -remap (Optional) Remap the design to combine multiple LUTs into a single LUT to reduce the depth of the logic.
- -resynth area (Optional) Perform re-synthesis in area mode to reduce the number of LUTs.
- -resynth\_seq\_area (Optional) Perform re-synthesis to reduce both combinational and sequential logic. Performs a superset of the optimization provided by -resynth area.
- -directive <arg> (Optional) Direct the mode of optimization with specific design objectives. Only one directive can be specified for a single opt\_design command, and values are case-sensitive. Supported values include:
- Explore Run multiple passes of optimization to improve results.
- ExploreArea Run multiple passes of optimization, with an emphasis on reducing area.
- ExploreWithRemap Similar to ExploreArea but adds the remap optimization to compress logic levels.
- ExploreSequentialArea Run multiple passes of optimization, with an emphasis on reducing registers and related combinational logic.
- AddRemap Run the default optimization, and include LUT remapping to reduce logic levels.
- NoBramPowerOpt Runs opt design without the default BRAM power optimization.
- RuntimeOptimized Run the fewest iterations, trading optimization results for faster runtime.
- Default Run the default optimization.

Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information on the effects of each directive.

**NOTE:** The -directive option controls the overall optimization strategy, and is not compatible with any specific optimization options. It can only be used with -quiet and -verbose.

-muxf\_remap - (Optional) Convert MUXFs to LUT3s opportunistically when it can potentially improve route-ability of the design without affecting timing.

-hier\_fanout\_limit <arg> - (Optional) Net drivers with fanout greater than the specified limit (<arg>) will be replicated according to the logical hierarchy. For each hierarchical instance driven by the high-fanout net, if the fanout within the hierarchy is greater than the specified limit, then the net within the hierarchy is driven by a replica of the driver of the high-fanout net.

-bufg\_opt - (Optional) Perform various optimizations related to global buffers (BUFG/BUFGCE). Insert a buffer on unbuffered clock nets (fanout > 30), insert BUFGs on high fanout nets (fanout > 25k), and perform load-splitting when a high-fanout net drives both combinational and sequential logic: the combinational portion bypasses the BUFG because the added delay is too large.



**TIP:** The phys\_opt\_design command can be used to optimize the combinational portion, while the sequential portion can be driven by BUFG.



- -shift\_register\_opt (Optional) For high-fanout nets originating from an SRL, add output register pipeline stages to improve timing prior to the high-fanout net replication. This optimization is performed as part of the default optimization..
- -control\_set\_merge (Optional) Reduce the drivers of logically-equivalent control signals to a single driver. This is like a reverse fanout replication, and results in nets that are better suited for module-based replication.
- -merge\_equivalent\_drivers (Optional) This option merges equivalent drivers on both control signals and non-control signals, to reduce logic in the design.
- -carry remap (Optional) Remap carry signals into LUTs.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command. This option displays detailed information about the logic that is affected by each optimization.

## **Examples**

The following example performs all four default optimizations: retarget, constant propagation, sweep, and BRAM power optimization. The command returns detailed results with the -verbose switch:

```
opt design -verbose
```

This example excludes specific BRAM cells from power optimization using the set\_power\_opt command, and then runs opt design with the four default optimizations:

```
set_power_opt -exclude_cells [get_cells \
   -filter {PRIMITIVE_TYPE =~ BMEM.*.*} \
   -of_objects [get_pins -leaf -filter {DIRECTION == IN} \
   -of_objects [get_nets -of_objects [get_pins clock/bufgctrl_clk_mld/0]]]]
opt design
```

The following example performs the sweep and retarget optimizations:

```
opt design -sweep -retarget
```

**NOTE:** Because -sweep and -retarget are expressly enabled in the prior example, -propconst optimization and -bram power opt are implicitly disabled.

The following example directs the <code>opt\_design</code> command to use various algorithms to achieve potentially better results:

```
opt design -directive Explore
```

The following example directs the opt\_design command to use various algorithms to achieve potentially better results, while focusing on area reduction:

```
opt design -directive ExploreArea
```





- phys\_opt\_design
- place\_design
- power\_opt\_design
- route\_design
- set\_power\_opt
- synth\_design



# phys\_opt\_design

Optimize the current placed netlist.

## **Syntax**

phys\_opt\_design [-fanout\_opt] [-placement\_opt] [-routing\_opt]
[-onroute\_replace] [-rewire] [-critical\_cell\_opt] [-dsp\_register\_opt]
[-bram\_register\_opt] [-uram\_register\_opt] [-bram\_enable\_opt]
[-shift\_register\_opt] [-hold\_fix] [-retime] [-force\_replication\_on\_nets
<args>] [-directive <arg>] [-critical\_pin\_opt] [-clock\_opt]
[-path\_groups <args>] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-fanout_opt]	Do cell-duplication based optimization on high-fanout timing critical nets
[-placement_opt]	Do placement based optimization on timing critical nets
[-routing_opt]	Do routing based optimization on timing critical nets
[-onroute_replace]	Do onroute placement based optimization on timing critical nets
[-rewire]	Do rewiring optimization
[-critical_cell_opt]	Do cell-duplication based optimization on timing critical nets
[-dsp_register_opt]	Do DSP register optimization
[-bram_register_opt]	Do BRAM register optimization
[-uram_register_opt]	Do UltraRAM register optimization
[-bram_enable_opt]	Do BRAM enable optimization
[-shift_register_opt]	Do Shift register optimization
[-hold_fix]	Attempt to improve slack of high hold violators
[-retime]	Do retiming optimization
[-force_replication_on_nets]	Force replication optimization on nets
[-directive]	Mode of behavior (directive) for this command. Please refer to Arguments section of this help for values for this option Default: Default
[-critical_pin_opt]	Do pin-swapping based optimization on timing critical nets
[-clock_opt]	Do clock skew optimization in post-route optimization



Name	Description
[-path_groups]	Work only on specified path groups
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**Tools** 

## Description

Performs timing-driven optimization on the negative-slack paths of a design. A path should have negative slack near the worst negative slack (WNS) to be considered for optimization. Optimization will not be performed on designs without negative slack.

This optional command can be run as post-place optimization and also as post-route optimization.



**RECOMMENDED:** Because physical optimization requires timing data that is only available after placement, the command cannot be run prior to placement. However, the write\_iphys\_opt\_tcl and read\_iphys\_opt\_tcl commands let you write out the physical optimizations performed on the post-placed design, and then apply those optimizations to the design netlist prior to placement. Refer to the Vivado Design Suite User Guide: Implementation (UG904) for more information on interactive physical optimization.

Post-place phys opt design performs the following optimizations by default:

- high-fanout optimization
- placement-based optimization of critical paths
- rewire
- · critical-cell optimization
- DSP register optimization
- BRAM register optimization
- URAM register optimization
- a final fanout optimization



**TIP:** Using command-line options for specific optimizations results in phys\_opt\_design performing only the specified optimizations and disabling all others, even the ones that are usually performed by default.

Post-route phys opt design performs the following optimizations by default:

- placement-based optimization of critical paths
- routing optimization
- rewire
- critical-cell optimization





Physical optimizations involve replication, re-timing, hold fixing, and placement improvement. The phys\_opt\_design command automatically performs all necessary netlist and placement changes.

To perform re-timing you must specify the -retime option, or the -directive AddRetime option.

To perform hold fixing you must specify the -hold\_fix option, or the -directive ExploreWithHoldFix option.

If the phys\_opt\_design command is used iteratively, the subsequent run optimizes the results of the prior run.



**TIP:** The phys\_opt\_design can be multi-threaded to speed the process. Refer to the set\_param command for more information on setting the general.maxThreads parameter.

The command reports each net processed, a summary of any optimizations performed, and the WNS before and after optimization. Replicated objects are named by appending \_replica to the original object name, followed by the replicated object count.

#### **Arguments**

-fanout\_opt - (Optional) Performs delay-driven optimization on high-fanout timing critical nets, by replicating drivers to reduce delay.

**NOTE:** The <code>-fanout\_opt</code> argument is optional, as are the other optimizations. However this optimization is run by default unless explicitly overridden by another optimization.

- -placement opt (Optional) Move cells to reduce delay on timing-critical nets.
- -routing\_opt (Optional) Perform routing optimization on timing-critical nets to reduce delay.
- -onroute\_replace (Optional) Do placement-based optimizations along the current routing path to reduce delay on timing critical nets.
- -rewire (Optional) Refactor logic cones to reduce logic levels and reduce delay on critical signals.
- -critical cell opt (Optional) Replicate cells on timing critical nets to reduce delays.
- -dsp\_register\_opt (Optional) Improve critical path delay by moving registers from slices to DSP blocks, or from DSP blocks to slices.
- -bram\_register\_opt (Optional) Improve critical path delay by moving registers from slices to block RAMs, or from block RAMs to slices.
- -uram\_register\_opt (Optional) Improve critical path delay by moving registers across the URAM cell boundary, from slices into URAMs, or from URAMs to slices.
- -bram\_enable\_opt (Optional) The block RAM enable optimization improves timing on critical paths involving power-optimized block RAMs. Pre-placement block RAM power optimization restructures the logic driving block RAM read and write enable inputs to reduce dynamic power consumption. After placement the restructured logic may become timing-critical. The block RAM enable optimization reverses the enable-logic optimization to improve the slack on the critical enable-logic paths.



-shift\_register\_opt - (Optional) Perform shift register optimization to improve timing on negative slack paths between shift register cells (SRLs) and other logic cells. If there are timing violations to or from shift register cells (SRL16E or SRLC32E), the optimization extracts a register from the beginning or end of the SRL register chain and places it into the logic fabric to improve timing. The optimization shortens the wire length of the original critical path. Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information.

-hold\_fix - (Optional) Performs optimizations to insert data path delay to fix hold time violations.

-retime - (Optional) Re-time registers forward through combinational logic to balance path delays.

-force\_replication\_on\_nets <args> - (Optional) Force the drivers of the specified net objects to be replicated, regardless of timing slack. This option requires the use of the get\_nets command to specify net objects. Replication is based on load placements and requires manual analysis to determine if replication is sufficient. If further replication is required, nets can be replicated repeatedly by successive commands.

-directive <arg> - (Optional) Direct the mode of physical optimization with specific design objectives. Only one directive can be specified for a single phys\_opt\_design command, and values are case-sensitive. Supported values include:

- Explore Run different algorithms in multiple passes of optimization, including replication for very high fanout nets.
- ExploreWithHoldFix Run different algorithms in multiple passes of optimization, including hold violation fixing and replication for very high fanout nets.
- AggressiveExplore Similar to Explore but with different optimization algorithms and more aggressive goals.
- AlternateReplication Use different algorithms for performing critical cell replication.
- AggressiveFanoutOpt Uses different algorithms for fanout-related optimizations with more aggressive goals.
- AlternateFlowWithRetiming Perform more aggressive replication and DSP and BRAM optimizations, and enable register re-timing.
- AddRetime Performs the default phys opt design flow and adds re-timing.
- Default Run phys opt design with default settings.

Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information on the effects of each directive.

**NOTE:** The -directive option controls the overall optimization strategy, and is not compatible with any specific optimization options. It can only be used with -quiet and -verbose.

-critical\_pin\_opt - For LUT inputs, this optimization performs remapping of logical pins to physical pins, also known as pin-swapping, to improve critical path timing. A critical path traversing a logical pin that has been mapped to a slow physical pin, such as A1 or A2, is reassigned to a faster physical pin, such as A6 or A5 if it improves timing.

**NOTE:** A cell with a LOCK\_PINS property will be skipped and the cell will retain the pin mapping specified by LOCK\_PINS. Logical-to-physical pin mapping can be obtained with get site pins for a selected logical pin object.

-clock\_opt - (Optional) Perform clock skew optimization during post-route optimization. Insert global clock buffers to delay destination clocks to improve setup on critical paths.



-path\_groups <args> - (Optional) Perform optimizations on the specified path groups only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example performs a physical optimization of the current post-placement design, and then writes the iphys\_opt Tcl script for use before placement:

```
phys_opt_design
write iphys opt tcl C:/Data/my iphys opt.tcl
```

This example sets the LOCK\_PINS property on the specified cell, then performs physical optimizations including register re-timing, optimization of registers across DSP blocks and block RAMs, and pin swapping (excluding the locked pins) to improve timing:

```
set_property LOCK_PINS {I3:A1 I2:A4} [get_cell cpuEngine/qmem_dack_reg_i_1]
phys_opt_design -retime -dsp_register_opt -bram_register_opt \
    -critical pin opt
```

This example directs phys\_opt\_design to run more iterations, with hold violation fixing, to achieve potentially better results:

```
phys_opt_design -directive ExploreWithHoldFix
```

This example directs phys opt design to consider more nets for replication:

phys opt design -directive AggressiveFanoutOpt

- get\_pins
- get\_site\_pins
- opt design
- place\_design
- power\_opt\_design
- read\_iphys\_opt\_tcl
- route\_design
- write\_iphys\_opt\_tcl





# place\_cell

Move or place one or more instances to new locations. Sites and cells are required to be listed in the right order and there should be same number of sites as number of cells. .

## **Syntax**

```
place cell [-quiet] [-verbose] <cell site list>...
```

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><cell_site_list></cell_site_list></pre>	a list of cells and sites in the interleaved order

## **Categories**

Floorplan

# **Description**

Places cells onto device resources of the target part. Cells can be placed onto specific BEL sites (e.g. SLICE\_X49Y60/A6LUT), or into available SLICE resources (e.g. SLICE\_X49Y60). If you specify the SLICE but not the BEL the tool will determine an appropriate BEL within the specified SLICE if one is available.

When placing a cell onto a specified site, the site must not be currently occupied, or an error will be returned: "Cannot set site and bel property of instances. Site SLICE\_X49Y61 is already occupied."

You can test if a site is occupied by querying the IS\_OCCUPIED property of a BEL site:

```
get property IS OCCUPIED [get bels SLICE X48Y60/D6LUT]
```

**NOTE:** The IS\_OCCUPIED property of a SLICE only tells you if some of the BELs within the SLICE are occupied; not whether or not the SLICE is fully occupied.

This command can be used to place cells, or to move placed cells from one site on the device to another site. The command syntax is the same for placing an unplaced cell, or moving a placed cell.



When moving a placed cell, if you specify only the SLICE for the site, the tool will attempt to place the cell onto the same BEL site in the new SLICE as it currently is placed. For instance moving a cell from the B6LUT, by specifying a new SLICE, will cause the tool to attempt to place the cell onto the B6LUT in the new SLICE. If this BEL site is currently occupied, an error is returned.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cell\_site\_list> - (Required) Specifies a list of cells and sites as {<cell\_name> <site>
}. The cell name is listed first, followed the BEL site or SLICE to place the cell onto. If the site is specified as a SLICE, the tool will select an available BEL within the SLICE. Multiple cells can be placed onto multiple sites by repeating the cell/site pair multiple times as needed:

```
{<cell_name1>
    <site1> <cell_name2> <
    site2> \
    <cell_name3> <site3>... <
    cell_nameN> <siteN> }
```

# **Examples**

The following example places the specified cell onto the specified BEL site:

```
place cell div cntr reg inferredi 4810 15889 SLICE X49Y60/D6LUT
```

The following example places the specified cell into the specified SLICE:

```
place cell div cntr reg inferredi 4810 15889 SLICE X49Y61
```

**NOTE:** The tool will select an appropriate BEL site if one is available. If no BEL is available, and error will be returned.

The following example places multiple cells onto multiple sites:

```
place_cell {
    cpuEngine/cpu_iwb_adr_o/buffer_fifo/i_4810_17734 SLICE_X49Y60/A6LUT \
    cpuEngine/or1200_cpu/or1200_mult_mac/i_4775_15857 SLICE_X49Y60/B6LUT \
    cpuEngine/cpu_iwb_adr_o/buffer_fifo/xlnx_opt_LUT_i_4810_18807_2 \
    SLICE X49Y60/C6LUT }
```

- create\_cell
- remove\_cell
- unplace\_cell



# place\_design

Automatically place ports and leaf-level instances.

## **Syntax**

place\_design [-directive <arg>] [-no\_timing\_driven] [-timing\_summary]
[-unplace] [-post\_place\_opt] [-fanout\_opt] [-no\_bufg\_opt] [-quiet]
[-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-directive]	Mode of behavior (directive) for this command. Please refer to Arguments section of this help for values for this option. Default: Default
[-no_timing_driven]	Do not run in timing driven mode
[-timing_summary]	Enable accurate post-placement timing summary.
[-unplace]	Unplace all the instances which are not locked by Constraints.
[-post_place_opt]	Run only the post commit optimizer
[-fanout_opt]	Enable fanout replication during global placement
[-no_bufg_opt]	Disable global buffer insertion during placement
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Tools** 

## **Description**

Place the specified ports and logic cells in the current design, or all ports and logic cells, onto device resources on the target part. The tool optimizes placement to minimize negative timing slack and reduce overall wire length, while also attempting to spread out placement to reduce routing congestion.

Placement is one step of the complete design implementation process, which can be run automatically through the use of the <code>launch\_runs</code> command when running the Vivado tools in Project Mode.



In Non-Project Mode, the implementation process must be run manually with the individual commands: opt\_design, place\_design, phys\_opt\_design, power\_opt\_design, and route\_design. Refer to the *Vivado Design Suite User Guide: Design Flows Overview (UG892)* for a complete description of Project Mode and Non-Project Mode.

Both placement and routing can be completed incrementally, based on prior results stored in a Design Checkpoint file (DCP), using the incremental compilation flow. Refer to the read\_checkpoint command, or to *Vivado Design Suite User Guide: Implementation (UG904)* for more information on incremental place and route.



**TIP:** The place\_design can be multi-threaded to speed the process. Refer to the set\_param command for more information on setting the general.maxThreads parameter.

You can also manually place some elements of the design using place\_ports, or by setting LOC properties on the cell, and then automatically place the remainder of the design using place design.

This command requires an open synthesized design, and it is recommended that you run the opt design command prior to running place design to avoid placing a suboptimal netlist.

## **Arguments**

-directive <arg> - (Optional) Direct placement to achieve specific design objectives.
Only one directive can be specified for a single place\_design command, and values are
case-sensitive. Supported values include:

- Explore Increased placer effort in detail placement and post-placement optimization.
- EarlyBlockPlacement Timing-driven placement of RAM and DSP blocks. The RAM and DSP block locations are finalized early in the placement process and are used as anchors to place the remaining logic.
- WLDrivenBlockPlacement Wire length-driven placement of RAM and DSP blocks. Override timing-driven placement by directing the Vivado placer to minimize the distance of connections to and from blocks.
- ExtraNetDelay\_high Increases estimated delay of high fanout and long-distance nets. Three levels of pessimism are supported: high, medium, and low. ExtraNetDelay\_high applies the highest level of pessimism.
- ExtraNetDelay\_low Increases estimated delay of high fanout and long-distance nets. Three levels of pessimism are supported: high, medium, and low. ExtraNetDelay\_low applies the lowest level of pessimism.
- AltSpreadLogic\_high (UltraScale only) Spreads logic throughout the device to avoid creating congested regions using algorithms created specifically for UltraScale target devices. Three levels are supported: high, medium, and low. AltSpreadLogic\_high achieves the highest level of spreading.
- AltSpreadLogic\_medium (UltraScale only) Spreads logic throughout the device to avoid creating congested regions using algorithms created specifically for UltraScale target devices. Three levels are supported: high, medium, and low. AltSpreadLogic\_medium achieves a medium level of spreading compared to low and high.
- AltSpreadLogic\_low (UltraScale only) Spreads logic throughout the device to avoid creating congested regions using algorithms created specifically for UltraScale target devices. Three levels are supported: high, medium, and low. AltSpreadLogic\_low achieves the lowest level of spreading.



- ExtraPostPlacementOpt Increased placer effort in post-placement optimization.
- ExtraTimingOpt Use an alternate algorithm for timing-driven placement with greater effort for timing.
- SSI\_SpreadLogic\_high Distribute logic across SLRs. SSI\_SpreadLogic\_high achieves the highest level of distribution.
- SSI\_SpreadLogic\_low Distribute logic across SLRs. SSI\_SpreadLogic\_low achieves a minimum level of logic distribution, while reducing placement runtime.
- SSI\_SpreadSLLs Partition across SLRs and allocate extra area for regions of higher connectivity.
- SSI BalanceSLLs Partition across SLRs while attempting to balance SLLs between SLRs.
- SSI BalanceSLRs Partition across SLRs to balance number of cells between SLRs.
- SSI\_HighUtilSLRs Direct the placer to attempt to place logic closer together in each SLR.
- RuntimeOptimized Run fewest iterations, trade higher design performance for faster runtime.
- Quick Absolute, fastest runtime, non-timing-driven, performs the minimum required placement for a legal design.
- Default Run place design with default settings.

Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information on placement strategies and the -directive option.



**IMPORTANT:** The -directive option controls the overall placement strategy, and is not compatible with any specific place\_design options. It can only be used with -quiet and -verbose. In addition, the -directive option is ignored if the design is using the incremental compilation flow as defined by read checkpoint -incremental.

-no\_timing\_driven - (Optional) Disables the default timing driven placement algorithm. This results in a faster placement based on wire lengths, but ignores any timing constraints during the placement process.

-timing\_summary - (Optional) Report the post-placement worst negative slack (WNS) using results from static timing analysis. The WNS value is identical to that of report\_timing\_summary when run on the post-placement design. By default the placer reports an estimated WNS based on incremental placement updates during the design implementation. The -timing\_summary option incurs additional runtime to run a full timing analysis.

-unplace - (Optional) Unplace all the instances which are not locked by constraints. Cells with fixed placement (IS\_LOC\_FIXED set to true), are not affected.



**TIP:** Use the set property to change IS\_LOC\_FIXED to FALSE prior to unplacing fixed cells.

-post\_place\_opt - (Optional) Run optimization after placement to improve critical path timing at the expense of additional placement and routing runtime. This optimization can be run at any stage after placement. The optimization examines the worst case timing paths and tries to improve placement to reduce delay.



**TIP:** Any placement changes will result in unrouted connections, so route\_design will need to be run after -post\_place\_opt.



-fanout\_opt - (Optional) Enable fanout optimization during placement to improve delay. The Vivado placer will replicate drivers of high-fanout nets and replicate drivers of loads that are far-apart.

-no\_bufg\_opt - (Optional) By default, global buffers are inserted during placement to drive high-fanout nets. This option disables global buffer insertion to reduce the number of routing resources consumed by high fanout nets that are not timing-critical.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example places the current design, runs optimization, routes the design, runs post placement optimization, and then reroutes the design to cleanup any unconnected nets as a result of post placement optimization:

```
place_design
phys_opt_design
route_design -post_place_opt
phys_opt_design
route design
```

The following example directs the Vivado placer to try different placement algorithms to achieve a better placement result:

```
place design -directive Explore
```

This example unplaces the current design:

```
place design -unplace
```

- launch\_runs
- opt\_design
- place\_ports
- phys\_opt\_design
- power\_opt\_design
- read\_checkpoint
- route\_design
- set\_property



# place\_pblocks

Resize Pblocks according to SLICE demand and re-position them according to connectivity.

## **Syntax**

place\_pblocks [-effort <arg>] [-utilization <arg>] [-quiet] [-verbose]
<pblocks>...

#### **Returns**

Nothing

## **Usage**

Name	Description
[-effort]	Placer effort level (per Pblock) Values: LOW, MEDIUM, HIGH Default: HIGH
[-utilization]	Placer utilization (per Pblock)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pblocks></pblocks>	List of Pblocks to place

# **Categories**

Floorplan

# **Description**

Places Pblocks onto the fabric of the FPGA. Pblocks must be created using the create\_pblock command, and should be populated with assigned logic using the add\_cells\_to\_pblock command.

**NOTE:** An empty Pblock will be placed as directed, but results in a Pblock covering a single CLB tile (two SLICEs).

# Arguments

-effort <arg> - (Optional) Effort level that the Pblock placer should use in placing each Pblock onto the fabric. Valid values are LOW, MEDIUM, HIGH, with the default being HIGH.



-utilization <arg> - (Optional) The percentage of slice resources on the target device that should be consumed by the logic elements assigned to a Pblock. For instance, a utilization rate of 50% means that half of the slice resources within the Pblock area should be allocated for use by the Pblock, and half should be left for use by other logic in the design. A high utilization value makes the Pblock smaller and more dense, but can make the overall design more difficult to place.

**NOTE:** Pblock utilization considers only slice-based device resources, and is estimated based on the post-synthesis logic assigned to a Pblock. Actual placement results may vary, and may require you to resize the Pblock using the resize pblock command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pblocks> - (Required) One or more Pblocks to be placed onto the fabric of the FPGA.

## **Examples**

The following example places the specified Pblocks with a utilization of 75%:

place pblocks -effort LOW -utilization 75 block1 block2 block3 block4 block5

- add\_cells\_to\_pblock
- create\_pblock
- resize pblock



# place\_ports

Automatically place a set of ports.

## **Syntax**

```
place_ports [-skip_unconnected_ports] [-check_only] [-iobank <args>]
[-quiet] [-verbose] [<ports>...]
```

#### Returns

Nothing

#### **Usage**

Name	Description
[-skip_unconnected_ports]	Do not place unconnected ports
[-check_only]	Only check IO/Clock placement DRCs
[-iobank]	Limit placement to the following banks
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <ports>]</ports>	Ports to place (if omitted, all ports will be placed). If the arguments are interleaved objects of ports and package pins, then manual placement is performed

# **Categories**

**PinPlanning** 

# **Description**

Assign ports to the pins of the Xilinx FPGA package, by automatically or manually placing ports.

- Automatically places ports on an available I/O or clocking site, or into the specified I/O banks.
- Manually assigns ports to the specified package\_pin when both the port and pin are specified.

The place\_ports command will not replace ports that are currently placed by the user, or ports that are placed and fixed.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

# **Arguments**

-skip\_unconnected\_ports - (Optional) Do not place unconnected ports.



-check\_only - (Optional) Run the clock placer DRCs, which are also available as PLCK checks in the report\_drc command. This option does not result in ports being placed, only checked for valid placement.

-iobank <args> - (Optional) Place the specified ports into the listed IO bank objects. IO bank objects are returned by the get iobanks command.

**NOTE:** Limiting port placement to specific IO banks will result in a placement error if there are insufficient placement sites for the number of ports being placed.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<ports> - (Optional) The names of the ports to be placed.

- If no <ports> are specified, all unplaced ports will be placed.
- Ports can be specified in <port\_name> and <package\_pin> pairs to manually assign
  ports to the specified package\_pin. Multiple port\_name package\_pin pairs can be specified
  as follows:

```
{<port_name1> <package_pin1>
  <port_name2> <package_pin2>
<port_name2> <package_pin2>... <
port_nameN> <package_pinN> }
```

**NOTE:** If previously placed ports are specified, or included in the list of ports to place, the Vivado tool will not replace or move those ports.

# **Examples**

The following example places the port objects returned by the get\_ports command, onto I/O bank 13 of the device, as returned by get iobanks:

```
place ports -iobank [get iobanks 13] [get ports DataOut pad 1 o]
```

The follow example uses port\_name package\_pin pairs to manually place multiple ports:

```
place ports {LEDS n[2] AA11 LEDS n[3] AA10 LEDS n[0] Y11 LEDS n[1] Y10}
```

The following example places all input ports onto I/O banks 12, 13, 14 and 15 of the device:

```
place ports -iobank [get iobanks {12 13 14 15}] [all inputs]
```

- create\_port
- get\_iobanks
- make\_diff\_pair\_ports
- remove\_port



# power\_opt\_design

Optimize dynamic power using intelligent clock gating.

## **Syntax**

power opt design [-quiet] [-verbose]

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Power** 

# Description

Optimizes the dynamic power consumption of the design by changing clock gating to take advantage of clock enable on a flop. Clock gating optimizations are automatically performed on the entire design to improve power consumption while making no changes to the existing logic or the clocks that would alter the behavior of the design.

You can configure the power optimization to include or exclude specific cells using the set power opt command.

**NOTE:** Block RAM power optimizations are performed by default with the <code>opt\_design</code> command. You can disable BRAM optimization by changing the defaults of opt\_design, or by excluding specific cells from optimization using the <code>set power opt</code> command.

You can also use the read\_saif command prior to optimization, and power\_opt\_design will consider the activity data while optimizing the design.

You can run power optimization after synthesis, or after placement. When run before placement, this command optimizes the design to save power. When run after placement, this command optimizes the design to save power while preserving timing. Running after placement limits the optimizations available to the power\_opt\_design command. To achieve the best results, the command should be run prior to placement.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example performs power optimization of the open design:

```
power opt design
```

This example optimizes the design, excluding the BRAM power optimization by specifying the optimizations to run, and then runs power optimization on the design:

```
opt_design -retarget -propconst -sweep
power opt design
```

- opt\_design
- phys\_opt\_design
- read\_saif
- report\_power
- report\_power\_opt
- set\_power\_opt



# pr\_verify

Verify whether the design check points are replaceable on board. This command supports two formats:.

## **Syntax**

pr\_verify [-full\_check] [-file <arg>] [-initial <arg>] [-additional <arg>] [-in\_memory] [-quiet] [-verbose] [<file1>] [<file2>]

#### **Returns**

Nothing

### **Usage**

Name	Description
[-full_check]	Default behavior is to report the first difference only; if this option is set to true, pr_verify will report complete difference in placement or routing
[-file]	Filename to output results to. Send output to console if -file is not used.
[-initial]	Initial checkpoint (.dcp)
[-additional]	Additional checkpoints (.dcp)
[-in_memory]	use in-memory design for comparison, combined with -additional option
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file1>]</file1>	Design checkpoint (.dcp) file one
[ <file2>]</file2>	Design checkpoint (.dcp) file two

## **Categories**

FileIO

## Description

This command is used to compare design checkpoint files for use in the Partial Reconfiguration flow.



For Partial Reconfigurable designs to work in hardware, the placement and routing of static logic must be consistent between all configurations. In addition, proxy logic must be placed in the same locations and clock spine routing must match. The  $\texttt{pr\_verify}$  command compares routed design checkpoint files (DCP) created for a Partial Reconfiguration design to verify that all imported resources match. For more information refer to the *Vivado Design Suite User Guide: Partial Reconfiguration (UG909)* .

The two modes for pr\_verify let you specify two DCP files to compare, or multiple DCP files to compare against the first DCP file. The syntax for the two modes is:

- pr\_verify DCP1 DCP2
- pr\_verify -initial DCP1 -additional {DCP2 DCP3 DCP4}

The second mode is the same as repeating the pr\_verify command to compare each additional DCP with the initial DCP, but keeps the initial DCP open to speed the additional comparisons:

```
pr_verify DCP1 DCP2
pr_verify DCP1 DCP3
pr verify DCP1 DCP4
```

This command returns the results of the comparison, or returns an error if it fails.

## **Arguments**

-full\_check - (Optional) Run a complete check of the two design checkpoints to report all mismatched resources. By default the pr\_verify command will stop after the first mismatch since the two design checkpoints are not valid for partial reconfiguration.

-file <arg> - (Optional) Write the comparison results into the specified file. The specified file will be overwritten if one already exists.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

- -initial <arg> (Optional) Specify the initial design checkpoint file to use for comparison.
- -additional <args> (Optional) Specify one or more additional checkpoints to compare against the -initial checkpoint. Multiple checkpoints should be enclosed in quotes or braces.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

- <file1> The first design checkpoint file to compare.
- <file2> The second design checkpoint file to compare.



# **Examples**

The following example compares the two corner DCPs, specified with the <code>-additional</code> option, against the inital DCP, running a full check on the designs:

```
pr_verify -full_check -initial FastConfig.dcp \
    -additional {corner1.dcp corner2.dcp}
```

- read\_checkpoint
- write\_checkpoint



# program\_hw\_cfgmem

Program Cfgmem object.

## **Syntax**

```
program_hw_cfgmem [-svf_file <arg>] [-force] [-append] [-quiet]
[-verbose] [<hw cfgmem>...]
```

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-svf_file]	svf file used to program cfgmem
[-force]	overwrites svf file and creates empty file
[-append]	append to svf file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_cfgmem>]</hw_cfgmem>	list of hardware cfgmems Default: current hardware cfgmem

## **Categories**

Hardware

## **Description**

Erase, blank check, program, and/or verify the specified hw\_cfgmem object with the memory configuration file defined in the object's PROGRAM.FILE property. The memory configuration file is created with the write\_cfgmem command, and associated with the hw\_cfgmem object using the set\_property command as shown in the example.

The process whereby the design specific data is loaded or programmed into the Xilinx® FPGA is called configuration. The create\_hw\_cfgmem command defines a flash memory device used for configuring and booting the FPGA device.

After the hw\_cfgmem object is created, and associated with the hw\_device, the configuration memory can be programmed with the bitstream and other data from a memory configuration file created with the write\_cfgmem command. The hw\_cfgmem object is programmed using the program hw cfgmem command.



The program\_hw\_config command will run a multi-step process to erase the configuration memory device, perform a blank check to validate that the device is empty, program the device with the memory configuration file, and verify the programming on the device. Properties on the hw\_cfgmem object determine which steps of the programming process are performed. These properties include:

- PROGRAM.FILES Specifies the memory configuration files to use for programming the device. The memory configuration files are created with the write\_cfgmem command.
- PROGRAM.ADDRESS\_RANGE Specifies the address range of the configuration memory device to program. The address range values can be:
  - {use\_file} Use only the address space required by the memory configuration file to erase, blank check, program, and verify.
  - {entire device} Erase, blank check, program, and verify the entire device.
- PROGRAM.ERASE Erases the contents of the flash memory when true. This is a boolean property with a value of 0 (false) or 1 (true).
- PROGRAM.BLANK\_CHECK Checks the device to make sure the device is void of data prior to programming. This is a boolean property with a value of 0 (false) or 1 (true).
- PROGRAM.CFG\_PROGRAM Program the device with the specified PROGRAM.FILE. This is a boolean property with a value of 0 (false) or 1 (true).
- PROGRAM.VERIFY Verify the device after programming. This is a boolean property with a value of 0 (false) or 1 (true).

The program\_hw\_cfgmem command can also generate an SVF file for in-system and remote programming of Xilinx devices. SVF is an industry standard file format that is used to describe JTAG chain operations by describing the information that needs to be shifted into the device chain. SVF files are ASCII files that can be written and modified in any text editor. Many third-party programming utilities can use the SVF file to program Xilinx devices in a JTAG chain.

This command returns a transcript of its process when successful, or returns an error if it fails.

## **Arguments**

-svf\_file <arg> - (Optional) Create an SVF output file for programming SPI and BPI Flash configuration memories. The SVF file can be used by third party tools, and also supports JTAG transaction tracing and improving Bullseye coverage.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-force - (Optional) Overwrite the specified SVF file if it already exists.



**TIP:** If -force is specified with -append, the -append option is ignored, and a new SVF file is created overwriting the existing file.

-append - (Optional) Append the SVF output to the specified file rather than overwriting it.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_cfgmem> - (Required) Specify a hw\_cfgmem object to program. The hw\_cfgmem must
be specified as an object by get\_hw\_cfgmems or current\_hw\_cfgmem, rather than simply
by name.

## **Example**

The following example creates a hw\_cfgmem object associated with the current\_hw\_device, defines the memory configuration file created from the bitstream with the write\_cfgmem command, defines other properties of the programming process, and then programs the hw\_cfgmem object:

```
create_hw_cfgmem -hw_device [current_hw_device] [lindex $cfgParts 0 ]
set cfgMem [current_hw_cfgmem]
set_property PROGRAM.FILE {C:/Data/config_n25q128.mcs} $cfgMem
set_property PROGRAM.ADDRESS_RANGE {use_file} $cfgMem
set_property PROGRAM.BLANK_CHECK 1 $cfgMem
set_property PROGRAM.ERASE 1 $cfgMem
set_property PROGRAM.CFG_PROGRAM 1 $cfgMem
set_property PROGRAM.VERIFY 1 $cfgMem
program_hw_cfgmem $cfgMem
```

**NOTE:** In this example, the current hw\_cfgmem object is assigned to the variable \$cfgMem.

The following example programs the current hw\_cfgmem object:

```
program hw cfgmem [current hw cfgmem]
```

- create\_hw\_cfgmem
- current\_hw\_cfgmem
- current\_hw\_device
- delete\_hw\_cfgmem
- get\_cfgmem\_parts
- get\_hw\_cfgmems
- get\_property
- readback\_hw\_cfgmem
- set\_property
- write\_cfgmem



# program\_hw\_devices

Program hardware devices.

## **Syntax**

program\_hw\_devices [-key <arg>] [-clear] [-disable\_program\_keys]
[-disable\_program\_rsa] [-user\_efuse <arg>] [-user\_efuse\_128 <arg>]
[-control\_efuse <arg>] [-security\_efuse <arg>] [-svf\_file <arg>]
[-disable\_eos\_check] [-force] [-append] [-type <arg>] [-quiet]
[-verbose] [<hw\_device>...]

#### Returns

Hardware devices

## **Usage**

Name	Description
[-key]	key option value for encryption programming: efuse,bbr,none
[-clear]	clear bbr registers, only valid for bbr
[-disable_program_keys]	program keys specified in NKY file
[-disable_program_rsa]	program RSA key specified in NKY file
[-user_efuse]	hex user fuse value for encryption programming
[-user_efuse_128]	hex user fuse 128 bit value for encryption programming
[-control_efuse]	hex control fuse value for encryption programming
[-security_efuse]	hex security fuse value for encryption programming
[-svf_file]	svf file used to prorgram device
[-disable_eos_check]	Disables End of Startup check after programming
[-force]	overwrites svf file and creates empty file
[-append]	append to svf file
[-type]	bitstream file type to be used for programming: bit,bin,rbt
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_device>]</hw_device>	list of hardware devices Default: current hardware device

## **Categories**

Hardware





## **Description**

Program the specified hardware device object or objects on the open hardware target of the current hardware server.

To access a Xilinx FPGA device through the Hardware Manager, you must use the following Tcl command sequence:

- 1. open\_hw Opens the Hardware Manager in the Vivado Design Suite.
- 2. connect\_hw\_server Makes a connection to a local or remote Vivado hardware server application.
- 3. current hw target Defines the hardware target of the connected server.
- 4. open\_hw\_target Opens a connection to the hardware target.
- 5. current\_hw\_device Specifies the Xilinx FPGA device to use for programming and debugging.

After connecting to the target hardware device, you must associate the bitstream file (.bit, .rbt, .bin) from the design with the device, using the set\_property command:

```
set property PROGRAM.FILE {C:/Data/design.bit} [current hw device]
```

For debug purposes, you can also associate a probes file (.ltx) with the device using the PROBES.FILE property:

```
set_property PROBES.FILE {C:/Data/debug_nets.ltx} [current_hw_device]
```

Once the programming file has been associated with the hardware device, you can program the hardware device using the program\_hw\_device command, and debug the device using any of a number of Hardware Manager Tcl commands. To interactively debug the device open the Hardware Manager in the Vivado Design Suite IDE.

You can also program an encrypted bitstream into the specified hw\_device. This requires the implemented design to have encryption properties assigned prior to generating the bitstream with the write\_bitstream command. You can add ENCRYPTION properties to the design most easily using the Encryption page of the Edit Device Properties dialog box in the Vivado IDE. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information on the Edit Device Properties dialog box.

Programming a device for an encrypted bitstream is a two-step process that requires running program\_hw\_devices once to program the encryption key into the BBR or eFUSE registers, and a second time to program the encrypted bitstream into the device:

```
program_hw_devices -key bbr [current_hw_device]
program_hw_device [current_hw_device]
```



**CAUTION!** eFUSEs are one-time programmable cells on the hardware device, used to store the factory-programmed Device DNA, AES-GCM encryption key, and user specified values. Refer to the UltraScale Architecture Configuration (UG570) or 7 Series FPGAs Configuration User Guide (UG470) for more information on eFUSE registers.

The program\_hw\_device command can also generate a Serial Vector Format (SVF) file for in-system and remote programming of Xilinx devices. SVF is an industry standard file format that is used to describe JTAG chain operations by describing the information that needs to be shifted into the device chain. SVF files are ASCII files that can be written and modified in any text editor. Many third-party programming utilities can use the SVF file to program Xilinx devices in a JTAG chain.



This command returns a transcript of its actions, or returns an error if it fails.

### **Arguments**

-key [ bbr | efuse ] - (Optional) Specify that the encryption key should be programmed into the battery-backed SRAM or the eFUSE registers of the specified hw device. The encryption key is defined in the encryption key (NKY) file generated by the write\_bitstream command for encrypted bit files, and is associated with the hw\_bitstream object with the ENCRYPTION.FILE property. The key value is extracted from the file and is stored in the ENCRYPTION.KEY property of the hw\_bitstream object associated with the hardware device.



**TIP:** The encryption properties of the bitstream must be defined prior to creating the bitstream with the write bitstream command.

- -clear (Optional) Clear the encryption key from the currently programmed battery-backed SRAM (BBR). Use the -clear option with -key and with the hw\_device to clear the encryption key from the BBR.
- -user\_efuse <arg> (Optional) Specify a 32-bit value to program into the FUSE\_USER
  eFUSE Register of the hw\_device or devices.
- -user\_efuse\_128 <arg> (Optional) Specify a 128-bit value to program into the FUSE\_USER
  eFUSE Register of the hw\_device or devices.
- -control\_efuse <arg> (Optional) Specify a value to program into the FUSE\_CNTL eFUSE Register of the hw\_device or devices. The specified value can be a 14 bit number for 7 series devices, or a 21 bit number for UltraScale devices.
- -security\_efuse <arg> (Optional) Specify a 256-bit value to program into the security eFUSE Register of the hw\_device or devices.
- -svf\_file <arg> (Optional) Create an SVF output file while programming the device. The SVF file can be used by third party tools, and also supports JTAG transaction tracing and improving Bullseye coverage. You can also generate an SVF file from a programmed hw\_device using the write\_hw\_svf command.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-force - (Optional) Overwrite the specified SVF file if it already exists.



**TIP:** If -force is specified with -append, the -append option is ignored, and a new SVF file is created overwriting the existing file.

- -append (Optional) Append the SVF output to the specified file rather than overwriting it.
- -type [bit | bin | rbt ] (Optional) Specifies the type of bitstream file as either a standard bitstream (bit), a binary bitstream without header (bin), or a raw bitstream which is an ASCII file (rbt).
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Displays the eFUSE register values of the programmed hw\_device or devices.

<a href="hw\_device"><a href="hw\_device"><a href="hw\_device">hw\_device</a> objects to program. The hw\_device must be specified as an object as returned by the <code>get\_hw\_devices</code> command. If the device is not specified, the <code>current hw device</code> will be programmed.

## **Example**

The following example sets the current hw\_device object, then sets the PROGRAM.FILE property for the device, and programs the device:

```
current_hw_device [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Data/design.bit} [current_hw_device]
program hw devices [current hw device]
```

The following example programs the encryption key into the battery-backed RAM (BBR), and then programs the current hw\_device:

```
program_hw_devices -key bbr [current_hw_device]
program hw devices [current hw device]
```

The following example writes an SVF file from the programmed device:

```
program hw devices -force -svf file {C:/Data/test1.svf} [current hw device]
```

This example clears the BBR encryption key programming:

```
program_hw_devices -key bbr -clear [current_hw_device]
```

- connect\_hw\_server
- create\_hw\_device
- create\_hw\_target
- current\_hw\_device
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets
- open\_hw\_target
- verify\_hw\_devices
- write bitstream
- write hw svf



## ptrace

Turns on or off printing of name of the hdl process being simulated.

## **Syntax**

ptrace [-quiet] [-verbose] <value>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<value></value>	value: on, true, yes. Otherwise set to off, false, no

## **Categories**

Simulation

## Description

Enables process tracing for simulation debugging purposes.

During simulation the name of the HDL process that is evaluated will be written to the Tcl console, as well as the simulation source file and line number associated with the process.



**TIP:** Process tracing provides more detailed information than is available with line tracing and the ltrace command.

This feature can also be enabled using the PROCESS\_TRACING property on the current simulation object:

```
set property PROCESS TRACING on [current sim]
```

The command returns the state of process tracing, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<value> - (Required) Enables or disables process tracing during simulation. Specify a
<value> of true to enable process tracing, or false to disable it.

## **Example**

The following example enables process tracing:

ptrace true

- current\_sim
- Itrace
- set\_property



# read\_bd

Read one or more IPIntegrator design files.

## **Syntax**

```
read bd [-quiet] [-verbose] <files>...
```

#### Returns

List of IPIntegrator design file objects that were added

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	IPIntegrator design file name(s)

## **Categories**

FileIO, IPIntegrator

## **Description**

Read the specified IP subsystem design files, or block designs, into the current project or the in-memory design. This command is similar to the add\_files command. The block design file is added to the source fileset as it is read.



**RECOMMENDED:** Files are read and referenced from their current location, and are not moved into the local project directories. To bring the file into the local project, use the <code>import\_files</code> command instead.

You can use this command to read block designs into the in-memory design, when running the Vivado tool in Non Project mode, in which there is no project file to maintain and manage the various project source files. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Non Project mode.

This command returns the name of the IP subsystem design files read, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - Specify the name of the IP subsystem files to read into the current project or in-memory design.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example reads the specified IP subsystem design into the current project:

read bd C:/Data/block designs/design1.bd

- add files
- import\_files
- open\_bd\_design
- save\_bd\_design



# read\_checkpoint

Read a design checkpoint.

## **Syntax**

```
read_checkpoint [-cell <arg>] [-incremental] [-dont_reuse <args>]
[-only_reuse <args>] [-reuse_regions <args>] [-fix_reuse] [-quiet]
[-verbose] <file>
```

#### **Returns**

Nothing

### **Usage**

Name	Description
[-cell]	Replace this cell with the checkpoint. The cell must be a black box.
[-incremental]	Input design checkpoint file to be used for re-using implementation.
[-dont_reuse]	Do not reuse given list of cells
[-only_reuse]	Reuse only given list of cells
[-reuse_regions]	Reuse only cells present in specified regions
[-fix_reuse]	Mark location of reused cells as fixed
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Design checkpoint file

## **Categories**

**FileIO** 

## **Description**

Reads a design checkpoint file (DCP) that contains the netlist, constraints, and may optionally have the placement and routing information of an implemented design. You can save design checkpoints at any stage in the design using the write\_checkpoint command.

The read\_checkpoint command simply reads the associated checkpoint file, without opening a design or project in-memory. To create a project from the imported checkpoint, use the open\_checkpoint command instead of read\_checkpoint, or use the link\_design command after read\_checkpoint to open the in-memory design from the checkpoint or checkpoint files currently read.



**NOTE:** When multiple design checkpoints are open in the Vivado tool, you must use the current\_project command to switch between the open designs. You can use current\_design to check which checkpoint is the active design.

## **Arguments**

-incremental <arg> - (Optional) Load a checkpoint file into an already open design to enable the incremental compilation design flow, where <arg> specifies the path and filename of the incremental design checkpoint (DCP) file. In the incremental compilation flow, the placement and routing from the incremental DCP is applied to matching netlist objects in the current design to reuse existing placement and routing. Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information on the Incremental Compile flow.



**RECOMMENDED:** The -incremental switch is not intended to merge two DCP files into a single design. It applies the placement and routing of the incremental checkpoint to the netlist objects in the current design.

After loading an incremental design checkpoint, you can use the report\_incremental\_reuse command to determine the percentage of physical data reused from the incremental checkpoint, in the current design. The place\_design and route\_design commands will run incremental place and route, preserving reused placement and routing information and incorporating it into the design solution.

Reading a design checkpoint with <code>-incremental</code>, loads the physical data into the current in-memory design. To clear out the incremental design data, you must either reload the current design, using <code>open\_run</code>, or read a new incremental checkpoint to overwrite the one previously loaded.

-dont\_reuse <arg> - (Optional) When -incremental is specified, don't reuse the given list of cells from the incremental checkpoint.



**TIP:** -dont\_reuse and -only\_reuse cannot be used together, but either can be used with -fix\_reuse.

-only\_reuse <arg> - (Optional) When -incremental is specified, reuse only the specified list of cells from the incremental checkpoint.

-fix\_reuse - (Optional) When -incremental is specified, mark the placement location of reused cells as fixed (IS\_LOC\_FIXED) to prevent changes by the place\_design command. This is a boolean option that is true when specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<file> - (Required) The path and filename of the checkpoint file to read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example imports the specified checkpoint file:

read checkpoint C:/Data/state1/checkpoint.dcp

- current\_design
- current\_project
- open\_checkpoint
- write\_checkpoint



## read\_csv

Import package pin and port placement information.

### **Syntax**

read csv [-quiet diff pairs] [-quiet] [-verbose] <file>

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-quiet_diff_pairs]	Suppress warnings about differential pair inference when importing I/O ports
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Pin Planning CSV file

## **Categories**

**FileIO** 

## **Description**

Imports port definition and package pin placement information from a comma separated value (CSV) file.

The port definitions in a CSV file can be imported into an I/O Pin Planning project. In a Pin Planning project, importing a CSV file replaces the current port definitions. Any ports in the design that are not found in the imported CSV file will be removed.

In all other projects the port definitions are defined in the source design data, however package pin assignments and port attributes can be read from the specified CSV file.

The ports read from the CSV file can not have spaces in the name, or the tool will return an error. The specific format and requirements of the CSV file are described in the *Vivado Design Suite User Guide: I/O and Clock Planning (UG899)*.

## **Arguments**

-quiet\_diff\_pairs - (Optional) The tool transcripts messages related to pins that may be inferred as differential pairs when importing the CSV file. This option suppresses messages related to inferring differential pairs.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The file name of the CSV file to be imported.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example imports a CSV file into an open project:

```
read csv C/Data/pinList.csv
```

The following example sets up a new IO Pin Planning project, and then imports the specified CSV file into it, and infers any differential pairs in the CSV file:

```
create_project myPinPlan C:/Data/myPinPlan -part xc7v285tffg1157-1
set_property design_mode PinPlanning [current_fileset]
open_io_design -name io_1
read_csv C:/Data/import.csv
infer diff pairs -filetype csv C:/Data/import.csv
```

**NOTE:** The design\_mode property on the source fileset is what determines the nature of the project.

- create\_project
- infer\_diff\_pairs
- open\_io\_design
- set property
- write\_csv



# read\_edif

Read one or more EDIF or NGC files.

## **Syntax**

read edif [-quiet] [-verbose] <files>

#### Returns

List of file objects that were added

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	EDIF or NGC file name(s)

## **Categories**

**FileIO** 

## **Description**

Imports an EDIF or NGC netlist file into the Design Source fileset of the current project.



**IMPORTANT:** NGC format files are not supported in the Vivado Design Suite for UltraScale devices. It is recommended that you regenerate the IP using the Vivado Design Suite IP customization tools with native output products. Alternatively, you can use the NGC2EDIF command to migrate the NGC file to EDIF format for importing. For more information refer to the ISE to Vivado Design Suite Migration Guide (UG911).

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<files> - (Required) The name of the EDIF or NGC files to be imported.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example imports an EDIF file into the open project:

read\_edif C/Data/bft\_top.edf

#### See Also

write\_edif



# read\_hw\_ila\_data

Read hardware ILA data from a file.

### **Syntax**

read hw ila data [-quiet] [-verbose] <file>

#### Returns

Name of the output file

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	hardware ILA data file name

## **Categories**

Hardware

## **Description**

Read ILA debug core data from the specified file, and create an hw\_ila\_data object.

The ILA debug sample data is acquired from a running device using the upload\_hw\_ila\_data command. This creates a hw\_ila\_data object that can be written to a file on disk using the write\_hw\_ila\_data command. This command reads that ILA data file.

The hw\_ila\_data object that is created by read\_hw\_ila\_data is named after the <file> it is read from. If a hw\_ila\_data object of the same name already exists, the name of the object is assigned a number extension starting at 1: <file> \_1.

The new hw\_ila\_data object is not connected with, or associated with, any ILA debug cores in the design.

After being read from disk, the ILA debug data can be viewed in the waveform viewer of the Vivado logic analyzer by using the display\_hw\_ila\_data command.

This command returns an ILA data object, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The name of ILA data file to read. If the file extension is not specified, the Vivado tool assumes an extension of .ila.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Example**

The following example reads the specified ILA data file, and creates a hw\_ila\_data object named after the file:

read\_hw\_ila\_data C:/Data/hw\_ila\_data\_2.ila

- current\_hw\_ila
- current\_hw\_ila\_data
- display\_hw\_ila\_data
- get\_hw\_ilas
- get\_hw\_ila\_datas
- run hw ila
- write hw ila data



# read\_hw\_sio\_scan

Read hardware SIO scan data from a file. A hardware SIO scan object will be created if not provided.

## **Syntax**

read hw sio scan [-quiet] [-verbose] <file> [<hw sio scan>]

#### Returns

Hardware SIO scan object

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	hardware SIO scan file name
[ <hw_sio_scan>]</hw_sio_scan>	hardware SIO scan data object Default: None

## **Categories**

Hardware

## Description

Read a hardware SIO scan data file and create a hw\_sio\_scan object in the Hardware Manager feature of the Vivado Design Suite.

The SIO scan data can be written to disk using the write\_hw\_sio\_scan command, after running the scan using the run\_hw\_sio\_scan command. This command reads that data file.

If no hw\_sio\_scan object is specified, a new hw\_sio\_scan object is created and is named sequentially following any existing hw\_sio\_scan objects. After being read from disk, the SIO scan data can be plotted and viewed in the Vivado serial I/O analyzer by using the display hw sio scan command.

This command returns a hw\_sio\_scan object, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The name of SIO scan data file to read. If the file extension is not specified, the Vivado tool assumes an extension of .csv.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

<a href="hw\_sio\_scan"> - (Optional) Specify an existing hw\_sio\_scan object to read the scan data file into. The hw\_sio\_scan object can be specified by name, or as an object returned by the get hw sio scans command.

## **Example**

The following example reads the specified SIO scan data file into an existing hw\_sio\_scan object:

read hw sio scan C:/Data/LoopBack1.csv SCAN 0

- create\_hw\_sio\_scan
- current\_hw\_device
- display\_hw\_sio\_scan
- get\_hw\_sio\_scans
- remove\_hw\_sio\_scan
- run\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



# read\_hw\_sio\_sweep

Read hardware SIO sweep data from a directory. A hardware SIO sweep object will be created if not provided.

## **Syntax**

read hw sio sweep [-quiet] [-verbose] <directory> [<hw sio sweep>]

#### Returns

Hardware SIO sweep object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<directory></directory>	hardware SIO sweep directory name
[ <hw_sio_sweep>]</hw_sio_sweep>	hardware SIO sweep data object Default: None

## **Categories**

Hardware

## Description

Read a hardware SIO sweep data directory and create a hw\_sio\_sweep object in the Hardware Manager feature of the Vivado Design Suite.

The SIO sweep data can be written to disk using the write\_hw\_sio\_sweep command, after running the sweep using the run\_hw\_sio\_sweep command. This command reads the sweep directory containing multiple SIO scan data files.

If no hw\_sio\_sweep object is specified, a new hw\_sio\_sweep object is created and is named sequentially following any existing hw\_sio\_sweep objects. After being read from disk, any of the SIO scans in the sweep can be plotted and viewed in the Vivado serial I/O analyzer by using the display hw sio scan command.

This command returns a hw\_sio\_sweep object, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<directory> - (Required) The name of the directory containing the SIO sweep data to read.

<a href="mailto:sweep"> - (Optional) Specify an existing hw\_sio\_sweep object to read the scan data files of the sweep into. The hw\_sio\_sweep object can be specified by name, or as an object returned by the get\_hw\_sio\_sweeps command.

## **Example**

The following example reads the specified sweep directory and creates a new hw\_sio\_sweep object, then displays one of the hw\_sio\_scans from that sweep:

```
read_hw_sio_sweep C:/Data/SWEEP_1/
display hw_sio_scan [get_hw_sio_scans {SCAN_86}]
```

- create\_hw\_sio\_sweep
- current\_hw\_device
- display\_hw\_sio\_scan
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_sweep
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_sweep



# read\_ip

Read one or more IP files.

### **Syntax**

read\_ip [-quiet] [-verbose] <files>

#### Returns

List of IP file objects that were added

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	IP file name(s)

## **Categories**

FileIO, IPFlow

## **Description**

Read the specified list of IP files (XCI) and add them to the design and the current fileset. Files are added by reference into the current project, just as in the add\_files command.

You can use this command to read the contents of source files into the in-memory design, when running the Vivado tool in Non Project mode, in which there is no project file to maintain and manage the various project source files. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Non Project mode.

When using the read\_ip command all output products associated with the IP core, including the design checkpoint file (DCP) will be read into the in-memory design.



**TIP:** In the project-based design flow, the Vivado tool will automatically generate the necessary output products associated with an IP core. However, in a non-project flow you must generate the necessary output products using the <code>synth\_ip</code> or <code>generate\_target</code> commands. For more information on working with IP refer to the Vivado Design Suite User Guide: Designing with IP (UG896).

Use the import\_ip command to add the IP cores and import the files into the local project directory.

This command returns the list of files read.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) The list of IP files to read into the current project. Both XCI and XCO file formats are supported. An XCI file is an IP-XACT format file that contains information about the IP parameterization. An XCO file is a CORE Generator log file that records all the customization parameters used to create the IP core and the project options in effect when the core was generated.

## **Examples**

The following example reads the specified IP files:

read ip C:/test ip/char fifo.xci

- add\_files
- import\_ip



# read\_iphys\_opt\_tcl

Load iPhysOpt script and run it.

## **Syntax**

```
read_iphys_opt_tcl [-fanout_opt] [-critical_cell_opt]
[-placement_opt] [-rewire] [-dsp_register_opt]
[-bram_register_opt] [-shift_register_opt] [-critical_pin_opt]
[-include_skipped_optimizations] [-place] [-quiet] [-verbose] [<input>]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-fanout_opt]	Fanout optimization including very high fanout optimizations
[-critical_cell_opt]	Do cell-duplication based optimization on timing critical nets
[-placement_opt]	Move cells to reduce delay on timing-critical nets
[-rewire]	Do rewiring optimization
[-dsp_register_opt]	DSP register optimization
[-bram_register_opt]	BRAM register optimization
[-shift_register_opt]	Shift register optimization
[-critical_pin_opt]	Pin Swap optimization
[-include_skipped _optimizations]	Apply undo changes
[-place]	Replay placement of the transformation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <input/> ]	iPhysOpt.tcl file

## **Categories**

**Tools** 



## **Description**

Interactive physical optimization can be used in two ways:

- Applying post-placement physical optimizations to the pre-placement netlist to improve the overall placement result and improve design performance.
- Saving the physical optimizations in a Tcl script to be repeated as needed.

To apply post-placement optimizations to the pre-placement netlist, you can reset the implementation run and open the synthesized design, or open the opt\_design checkpoint, and read the iphys\_opt Tcl script to apply the physical optimizations.

You can apply all optimizations from the iphys\_opt Tcl script, or apply specific optimizations using the options of the read\_iphys\_opt\_tcl command. You can also include any optimizations that were defined but skipped during physical optimization.

If the iphys\_opt Tcl script includes placement data, you can use that data to place the optimized cells in the design.

After reading the iphys\_opt Tcl script, and placing the optimized cells, you can rerun placement for the overall design. The design now incorporates the benefits of the phys\_opt\_design optimizations before placement, such as fewer high-fanout nets due to replication, and fewer long distance paths from block RAM outputs. The results should be a better placement, and improved design performance, due to the early application of netlist optimizations.

This command returns a transcript of its processes, or returns an error if it fails.

## **Arguments**

- -fanout\_opt (Optional) Apply the fanout optimizations that are defined in the specified interactive physical optimization Tcl script.
- -critical\_cell\_opt (Optional) Applies the cell replication optimizations that are defined in the specified Tcl script.
- $-{\tt placement\_opt}$  (Optional) Applies the cell placement optimizations that are defined in the specified Tcl script.
- -rewire (Optional) Applies the logic cone refactoring that are defined in the specified Tcl script.
- -dsp\_register\_opt (Optional) Applies the DSP optimizations that are defined in the specified interactive physical optimization Tcl script.
- -bram\_register\_opt (Optional) Applies the BRAM optimizations that are defined in the specified Tcl script.
- $-{\tt shift\_register\_opt}$  (Optional) Applies the shift register optimization that are defined in the specified Tcl script.
- -critical pin opt Applies the pin-swapping that are defined in the specified Tcl script.
- -include\_skipped\_optimization (Optional) Apply the skipped optimizations that are defined in the input Tcl script, as well as the standard optimizations. These are optimizations identified by phys\_opt\_design that are skipped because suitable locations for optimized logic cannot be found. When this option is specified, the iphys\_opt\_design command will attempt to use the included skipped optimizations in the pre-placement netlist.



-place - (Optional) Restore the placement as defined in the input Tcl script. If the input iphys\_opt Tcl script includes placement data as specified when the Tcl script is written, then this option causes that placement data to be applied. If there is not placement data in the input script, the -place option is ignored.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<input> - (Required) The name of the interactive physical optimization Tcl file to read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example applies the BRAM optimizations that are defined in the specified interactive physical optimization Tcl script, and applies any placement data for the optimized cells:

```
open_checkpoint C:/Data/opt_design.dcp
read_iphys_opt_tcl -shift_register_opt -place C:/Data/my_iphys_opt.tcl
```

- iphys\_opt\_design
- phys\_opt\_design
- report\_phys\_opt
- write\_iphys\_opt\_tcl



# read\_mem

Read one or more data files (.mem .mif .dat).

### **Syntax**

```
read mem [-quiet] [-verbose] <files>...
```

#### Returns

List of file objects that were added

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Data (.mem .coe .dat) file name(s)

## **Categories**

**FileIO** 

## **Description**

This command reads memory files of type MEM, DAT, or COE, and adds the files to the in-memory design, or the current project, to initialize BRAM memory for behavioral simulation, synthesis and post-synthesis simulation.

If the memory is not initialized in the design, then it will be initialized to all 0s.

This command returns the name of the files read, or returns an error if it fails.

## Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<files> - (Required) The name of the MEM, DAT, or COE file to read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

## **Examples**

The following example:

read mem C:/Data/design1.mem

- generate\_mem\_files
- write\_bmm



# read\_saif

Import simulation data in saif format.

## **Syntax**

read\_saif [-strip\_path <arg>] [-no\_strip] [-out\_file <arg>] [-quiet]
[-verbose] <file>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-strip_path]	Specifies the name of the instance of the current design as it appears in the SAIF file
[-no_strip]	Do not strip first two levels of hierarchy from SAIF file
[-out_file]	Specifies the name of the output file that contains nets that could not be matched
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Specifies the name of the SAIF file to be read

## **Categories**

FileIO, Power, Simulation

## **Description**

Reads a Switching Activity Interchange Format (SAIF) file for use during power analysis by the report\_power command, or power optimization by power\_opt\_design. The read\_saif command will annotate the design nodes with activity from the SAIF file and estimate power appropriately.

Running report\_power or power\_opt\_design after reading the SAIF file will use the activity rates from the specified file during optimization and analysis.



# **Arguments**

-strip\_path <arg> - (Optional) Strip the specified instance path prefix from elements in the SAIF file to allow them to be mapped properly to instances in the current design.



**TIP:** The instance path specified should not begin with a '/'. The read\_saif parser looks for design net names, which do not have a leading '/'.

-no strip - (Optional) Do not strip first two levels of hierarchy from the SAIF file.

-out\_file <arg> - (Optional) The name of an output file where unmatched nets and other messages are reported. This file is created during the import of the SAIF file. If the -out\_file option is not specified, the information is not saved to a file.

**NOTE:** If the path is not specified as part of the file name, the tool will write the specified file to the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The name of the SAIF file to read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

# **Examples**

The following example:

read saif -strip path design/top/F1 C:/Data/design1.saif

- power\_opt\_design
- report\_power



# read\_schematic

Import schematic .

# **Syntax**

read schematic [-name <arg>] [-quiet] [-verbose] <file>

#### Returns

Name of the file previously exported

# **Usage**

Name	Description
[-name]	Schematic window title
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Input file

# **Categories**

**FileIO** 

# Description

Import a native schematic file that was previously exported from the Vivado Design Suite using the write schematic command.

# **Arguments**

-name <arg> - (Optional) The name of the Schematic window to open when reading the schematic file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<files> - (Required) The name of the Schematic file to read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

# **Example**

The following example reads the specified schematic file and opens a Schematic window called "Sheet\_1" in the Vivado IDE:

read schematic C:/Data/mySchematic.txt -name Sheet 1

#### See Also

write\_schematic



# read\_twx

Read timing results from Trace STA tool.

# **Syntax**

read\_twx [-cell <arg>] [-pblock <arg>] [-quiet] [-verbose] <name>
<file>

#### **Returns**

Nothing

# **Usage**

Name	Description
[-cell]	Interpret names in the report file as relative to the specified cell
[-pblock]	Interpret names in the report file as relative to the specified pblock
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name for the set of results
<file></file>	Name of the Trace import file

# **Categories**

**FileIO** 

# **Description**

Imports timing results in the TWX format timing report files generated by the Xilinx Timing Reporter And Circuit Evaluator (TRACE) tool. The TWX file can be imported at the top-level, which is the default, or at a specific cell-level or relative to a specific Pblock.

After the TWX files are imported, the timing results display in the Timing Results view in GUI mode.

# **Arguments**

-cell <arg> - (Optional) Specify The name of a hierarchical cell in the current design to import the TWX file into. The timing paths will be applied to the specified cell.

-pblock <arg> - (Optional) The name of a Pblock in the current design. The timing paths will be imported relative to the specified block.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the Timing Results view to create when importing the timing paths in the TWX file.

**NOTE:** Both <name> and <file> are required positional arguments. The <name> argument must be provided first.

<file> - (Required) The file name of the TWX file to be imported.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

# **Examples**

The following example reads the specified TWX file into the top-level of the design:

read twx C:/Data/timing files/bft.twx

#### See Also

report\_timing



# read\_verilog

Read one or more Verilog files.

# **Syntax**

read verilog [-library <arg>] [-sv] [-quiet] [-verbose] <files>...

#### Returns

List of file objects that were added

# **Usage**

Name	Description
[-library]	Library name (ignored by Vivado synthesis) Default: default lib
[-sv]	Enable system verilog compilation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Verilog file name(s)

# **Categories**

FileIO

# **Description**

Reads Verilog or SystemVerilog source files. This command is similar to the add\_files command. The Verilog file is added to the source fileset as it is read. If the -library argument is specified, the file is added with the Library property defined appropriately.

You can use this command to read the contents of source files into the in-memory design, when running the Vivado tool in Non Project mode, in which there is no project file to maintain and manage the various project source files. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Non Project mode.

Because SystemVerilog is a superset of the Verilog language, the <code>read\_verilog</code> command can read both file types. However, for SystemVerilog files, the <code>-sv</code> option needs to be specified for <code>read\_verilog</code> to enable compilation in the SystemVerilog mode. In this mode, the tool recognizes and honors the SystemVerilog keywords and constructs.

You can have a mixture of both Verilog files (.v files), and SystemVerilog files (.sv files), as well as VHDL (using read\_vhdl). When the tool compiles these files for synthesis, it creates separate "compilation units" for each file type. All files of the same type are compiled together.



# **Arguments**

-library <arg> - (Optional) The library the Verilog file should reference. The default Verilog library is xil\_defaultlib. The library name is ignored by Vivado synthesis.

-sv -(Optional) Read the files as a SystemVerilog compilation group.

**NOTE:** Since Verilog is a subset of SystemVerilog, unless a Verilog source has user-defined names that collide with reserved SystemVerilog keywords, reading Verilog files with the -sv switch enables SystemVerilog compilation mode for those files. However, adding a SystemVerilog file in a Verilog compilation unit (without -sv) will not work.

<files> - (Required) The name of one or more Verilog files to be read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

# **Examples**

The following example reads the specified Verilog file and adds it to the source fileset:

```
read verilog C:/Data/FPGA Design/new module.v
```

The following example creates two compilation units, one for SystemVerilog files and one for Verilog files:

```
read_verilog -sv { file1.sv file2.sv file3.sv }
read_verilog { file1.v file2.v file3.v}
```

- add files
- read vhdl
- · remove files



# read\_vhdl

Read one or more VHDL files.

# **Syntax**

read vhdl -library <arg> [-vhdl2008] [-quiet] [-verbose] <files>

#### Returns

List of file objects that were added

# **Usage**

Name	Description
-library	VHDL library
[-vhd12008]	VHDL file is version 2008.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	VHDL file name(s)

# **Categories**

**FileIO** 

# **Description**

Reads VHDL source files. This command is similar to the add\_files command. The VHDL files are added to the source fileset as the file is read. If the -library argument is specified, the file is added with the Library property defined.

You can use this command to read the contents of source files into the in-memory design, when running the Vivado tool in Non Project mode, in which there is no project file to maintain and manage the various project source files. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Non Project mode.

# **Arguments**

-library <arg> - (Optional) The library the VHDL file should reference. The default VHDL library is xil defaultlib.

-vhd12008 - (Optional) Identifies the files to be read as VHDL file version 2008.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) Names of one or more VHDL files to be read.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.

# **Examples**

The following example reads the specified VHDL file and adds it to the source fileset:

read vhdl C:/Data/FPGA Design/new module.vhdl

This example reads multiple specified VHDL 2008 files:

read vhdl -vhdl2008 {file1.vhd file2.vhd file3.vhd}

- add files
- read\_verilog
- remove\_files



# read\_xdc

Read physical and timing constraints from one of more files.

# **Syntax**

read\_xdc [-cells <args>] [-ref <arg>] [-quiet\_diff\_pairs] [-mode <arg>]
[-unmanaged] [-no add] [-quiet] [-verbose] <files>

#### **Returns**

List of files

# **Usage**

Name	Description
[-cells]	Import constraints for these cells
[-ref]	Import constraints for this ref
[-quiet_diff_pairs]	Suppress warnings about differential pair inference when importing I/O ports
[-mode]	Import constraints as out_of_context. Values: default, out_of_context Default: default
[-unmanaged]	treat this file as unmanaged constraints file
[-no_add]	don't add this file to constraints fileset
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Input file(s) to read

# **Categories**

**FileIO** 

# **Description**

Imports physical and timing constraints from a Xilinx Design Constraints file (XDC). The XDC is imported into the <code>current\_instance</code> level of the design hierarchy, which defaults to the top-level of the design, or can be imported into specified cells. When imported at the top-level, the specified XDC file is added to the active constraint fileset.



**IMPORTANT:** Constraints from the XDC file will overwrite any current constraints of the same name. Therefore, exercise some caution when reading a XDC file to be sure you will not overwrite important constraints.



This command is similar to the add\_files command in that the XDC file is added by reference rather than imported into the local project directory.

You can use this command to read the contents of source files into the in-memory design, when running the Vivado tool in Non Project mode, in which there is no project file to maintain and manage the various project source files. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Non Project mode.

# **Arguments**

-cells <args> - (Optional) Apply the constraints from the XDC file to the specified instance names. The constraints will be applied ONLY to the specified cell instances, and the XDC file will not be added to the active constraint fileset.



**TIP:** A design must be open when specifying the -cells option.

-ref <arg> - (Optional) Read the constraints from the XDC file and apply them to ALL instances of the referenced module, wherever they happen to be instantiated in the current design.

-quiet\_diff\_pairs - (Optional) Suppress warnings about differential pair inference when importing I/O constraints.

-mode [ default | out\_of\_context ] - (Optional) Import the specified constraint files as in-context with the top-level design, or as out\_of\_context constraints to be used when generating output products for hierarchical modules or IP cores. For more information on the out-of-context design flow, refer to the *Vivado Design Suite User Guide: Design Flows Overview (UG892)*.



**IMPORTANT:** Out-of-context constraints should be added to specified cells or cell instances.

-unmanaged - (Optional) Treat the added files as unmanaged Tcl constraint files. The Vivado tool will not save constraint changes back into these unmanaged Tcl files. For more information on unmanaged Tcl constraints, refer to the *Vivado Design Suite User Guide: Using Constraints (UG903)*.

-no\_add - (Optional) Read the constraints from the file, and integrate them into the in-memory design, but do not add the XDC file to the list of files in the current constraint set.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) The filenames of the XDC files to be imported.

**NOTE:** If the path is not specified as part of the file name, the tool will search for the specified file in the current working directory and then in the directory from which the tool was launched.



# **Examples**

The following example reads the XDC file and applies it to the current design:

```
read_xdc file_1.xdc
```

The following example reads the XDC file and applies it ALL instances of the referenced module found in the current design:

```
read xdc -ref hex2led file 2.xdc
```

The following example reads the XDC file and applies it ONLY to the specified instance within the referenced module:

```
read xdc -ref sixty -cells lsbcount file 3.xdc
```

The following example reads the XDC file and applies it to the specified instances in the current design, even though they are instances of different modules:

```
read_xdc -cells {one_decode sixty/msbcount} file_4.xdc
```

NOTE: Multiple cells must be enclosed in braces, {}, or quotes, "".

- add files
- current\_instance
- infer\_diff\_pairs
- write\_xdc



# readback\_hw\_cfgmem

Readback data from the hw\_cfgmem object.

# **Syntax**

```
readback_hw_cfgmem [-checksum] [-force] [-all] [-offset <arg>]
-file <arg> [-format <arg>] [-datacount <arg>] [-quiet] [-verbose]
[<hw cfgmem>...]
```

#### **Returns**

Nothing

# **Usage**

Name	Description
[-checksum]	readback and calculate checksum; cannot be used with -file option
[-force]	force write of file
[-all]	specify readback of all memory locations
[-offset]	memory offset value Default: 0x0
-file	File to write readback to
[-format]	File format of readback file
[-datacount]	number of data units to readback Default: 0x0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_cfgmem>]</hw_cfgmem>	list of hardware cfgmems Default: current hardware cfgmem

# **Categories**

Hardware

# **Description**

Read programming data off of the hardware configuration memory device, specified as a hw\_cfgmem object.

This command reads back the memory configuration file data programmed into a flash memory device by the program\_hw\_cfgmem command and writes it to the specified file. The memory configuration file is created by the write\_cfgmem command and combines the bitstream (.bit) file, and any specified data files, into the memory configuration file format.



Readback is the process of reading data from the configuration memory device to verify that the bitstream and any additional data files were properly programmed into the flash memory device.

# **Arguments**

- -checksum (Optional) Calculate a checksum for the bitstream from the device.
- -force (Optional) Force the overwriting of the specified file if one of the same name already exists.
- -all (Optional) Read back all the address locations on the configuration memory device.



**TIP:** By default only the addresses defined by the configuration memory file (PROGRAM.FILE) of the specified hw\_cfgmem object will be read back, although this can be affected by the -offset and -datacount options.

- -offset <arg> (Optional) Memory address offset value to begin reading back from. The default offset address is 0x0.
- -file <arg> (Required) Write the data read back from the hw\_cfgmem object to the specified file. The readback file is similar to the MCS file created by the write\_cfgmem command. The filename suffix should be either .mcs or .bin to reflect the format of the contents.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

- -format [ mcs | bin ] (Optional) File format of the readback file to create. The default format is MCS.
- -datacount <arg> (Optional) Specify the number of bytes to read back. The default is to read all data starting from the address specified by the -offset option.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_cfgmem"> - (Optional) The hw\_cfgmem object to read the data back from. The hw\_cfgmem must be specified as an object as returned by the <code>get\_hw\_cfgmems</code> or <code>current\_hw\_cfgmem</code> commands. If the hw\_cfgmem is not specified, the current\_hw\_cfgmem will be used.



# **Example**

The following example creates a hw\_cfgmem object associated with the current\_hw\_device; sets a property defining the memory configuration file (PROGRAM.FILE) previously created from the bitstream with the write\_cfgmem command; sets other properties of the hw\_cfgmem object for use during the readback process; and programs the current hw\_device with the cfgmem bitstream:

```
create_hw_cfgmem -hw_device [current_hw_device] \
    [lindex [get_cfgmem_parts {n25q128-3.3v-spi-x1_x2_x4}] 0]
set cfgMem [current_hw_cfgmem]
set_property PROGRAM.FILE {C:/Data/config_n25q128.mcs} $cfgMem
set_property PROGRAM.ADDRESS_RANGE {use_file} $cfgMem
set_property PROGRAM.BLANK_CHECK 1 $cfgMem
set_property PROGRAM.ERASE 1 $cfgMem
set_property PROGRAM.CFG_PROGRAM 1 $cfgMem
set_property PROGRAM.VERIFY 1 $cfgMem
create_hw_bitstream -hw_device [current_hw_device] \
    [get_property PROGRAM.HW_CFGMEM_BITFILE [current_hw_device]]
program_hw_devices [current_hw_device]
```

**NOTE:** The hw\_cfgmem object is assigned to the Tcl variable \$cfgMem.

The following example reads back the current hw\_cfgmem object using the addresses defined in the object's PROGRAM.FILE property:

```
readback_hw_cfgmem -format mcs \
   -file C:/Data/design1.mcs [current_hw_cfgmem]
```

The following example reads back all the addresses from the current hw\_cfgmem object, starting at address 0 and up to the maximum memory depth:

```
readback_hw_cfgmem -all -format mcs \
   -file C:/Data/design1.mcs [current hw cfgmem]
```

The following example reads back a select range of addresses from the current hw\_cfgmem object:

```
readback_hw_cfgmem -offset 0x084 -datacount 100 -format mcs \
    -file C:/Data/design1.mcs [current hw cfgmem]
```

- create\_hw\_cfgmem
- current\_hw\_cfgmem
- delete\_hw\_cfgmem
- get\_cfgmem\_parts
- get\_hw\_cfgmems
- get\_property
- program\_hw\_cfgmem
- write\_cfgmem



# readback\_hw\_device

Readback hardware devices.

# **Syntax**

```
readback_hw_device [-force] [-capture] [-readback_file <arg>]
[-bin file <arg>] [-quiet] [-verbose] [<hw device>...]
```

#### **Returns**

Hardware devices

# **Usage**

Name	Description
[-force]	force write of file
[-capture]	capture configuration readback data (ultrascale only)
[-readback_file]	readback file for rbd file output
[-bin_file]	bin file for bin file output
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_device>]</hw_device>	list of hardware devices Default: current hardware device

# **Categories**

Hardware

# **Description**

Read bitstream data from the current hardware device.

The Vivado device programmer will readback bitstream data from the Xilinx device through the open target.



**IMPORTANT:** If the bitstream on the hw\_device is encrypted, readback is not permitted.

This command returns the name of the readback file created, or returns an error if it fails.

# **Arguments**

-force - (Optional) Force the overwriting of the specified file if one of the same name already exists.



-capture - (Optional) Enable readback capture of configuration data on UltraScale devices only. Readback capture can be used to determine the content of user state elements, such as CLB registers, block RAM, distributed RAM, and SRL contents.

-readback\_file <arg> - (Optional) Write a readback file (RDB) which is an ASCII output of the bitstream read from the specified hw\_device. This file is similar to the ASCII file that is produced by the write bitstream -raw bitfile command, except that it has no header.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-bin\_file <arg> - (Optional) Write a binary file (BIN) containing the programming data read back from the specified hw\_device. This file is similar to the binary file that is produced by the write bitstream -bin file command.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_device> - (Optional) The hw\_device object to read the programming data from. The hw\_device must be specified as an object as returned by the get\_hw\_devices or current\_hw\_device commands. If the hardware device is not specified, the current hw\_device will be used.

# **Example**

The following example writes an ASCII file of the bitstream data read back from the current hardware device:

readback hw device -readback file C:/Data/readback 1.rbd [current hw device]

- · connect hw server
- create\_hw\_cfgmem
- current\_hw\_device
- get\_property
- open\_hw\_target
- program\_hw\_devices
- write\_bitstream



# redo

Re-do previous command.

# **Syntax**

redo [-list] [-quiet] [-verbose]

#### Returns

With -list, the list of redoable tasks

# **Usage**

Name	Description
[-list]	Show a list of redoable tasks
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**GUIControl** 

# **Description**



**IMPORTANT:** The UNDO and REDO commands are intended for use in the Vivado IDE, and are not recommended for use in Tcl scripts to restore designs to a former state. To restore a design to a specific condition, you must write a design checkpoint using the write\_checkpoint command, to be restored using read checkpoint.

Redo a command that has been previously undone. This command can be used repeatedly to redo a series of commands.

If a command group has been created using the startgroup and endgroup commands, the redo command will redo the group of commands as a sequence.

# **Arguments**

-list - (Optional) Get the list of commands that can be redone. When you use the undo command, the tool will step backward through a list of commands. The redo command can then be used to redo those commands.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example returns a list of commands that can be redone:

redo -list

- undo
- startgroup
- endgroup



# refresh\_design

Refresh the current design.

# **Syntax**

refresh design [-part <arg>] [-quiet] [-verbose]

#### Returns

Nothing

# **Usage**

Name	Description
[-part]	Target part
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Project** 

# **Description**

Reloads the current design from the project data on the hard drive. This overwrites the in-memory view of the design to undo any recent design changes.

# **Arguments**

-part <arg> - (Optional) The new target part for the design when it is reloaded. This overrides the constraint file part specified in the project data on the hard drive.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following command reloads the current design from the project data on hard disk. This will overwrite the unsaved changes of the design which are in memory.

```
refresh design
```

**NOTE:** You can use the command to undo a series of changes to the design and revert to the previously saved design.

The following example refreshes the current design using the specified V6 part as the target device. The second command is required to make the selected part the target device for the active implementation run.

```
refresh_design -part xc6vcx75tff784-1
set_property part xc6vcx75tff784-1 [get_runs impl_6]
```

**NOTE:** The second command is not required if the target part is not changed.

#### See Also

set\_property



# refresh\_hw\_axi

Refresh hardware AXI object status.

### **Syntax**

```
refresh hw axi [-quiet] [-verbose] [<hw axis>...]
```

#### Returns

**Nothing** 

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_axis>]</hw_axis>	List of hardware AXI objects.

# **Categories**

Hardware

# **Description**

Refresh the STATUS properties of the hw\_axi object with the values from the current hw\_device.

The refresh command takes the values from the status registers of the JTAG to AXI MASTER on the hardware device, and populates them into the appropriate properties of the hw\_axi object in the hardware manager.

Refresh the STATUS properties of the specified hw\_axi objects. THE STATUS properties include: STATUS.AXI\_READ\_BUSY, STATUS.AXI\_READ\_DONE, STATUS.AXI\_WRITE\_BUSY, STATUS.AXI\_WRITE\_DONE, STATUS.BRESP, and STATUS.RRESP.

This command updates the properties on the hw\_axi object, but otherwise returns nothing if successful. The command returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_axis"> - (Required)</a> The hw\_axi objects to refresh. The hw\_axi must be specified as an object returned by the  $get_hw_axis$  command.

# **Example**

The following example refreshes the STATUS properties of the hw\_axi objects:

refresh hw axi [get hw axis]

- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- reset\_hw\_axi



# refresh\_hw\_device

Refresh a hardware device. Read device and core information from device.

# **Syntax**

refresh\_hw\_device [-update\_hw\_probes <arg>] [-disable\_done\_check]
[-quiet] [-verbose] [<hw device>]

#### **Returns**

Nothing

# **Usage**

Name	Description
[-update_hw_probes]	Update hardware probe information, read from probes file
[-disable_done_check]	Disable done check for refresh device
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_device>]</hw_device>	hardware device Default: current hardware device

# **Categories**

Hardware

# **Description**

Refreshes the in-memory view of the device by scanning for debug and IBERT cores on the specified hw\_device object, and also reads a probe file when directed.

The Hardware Manager in the Vivado Design Suite creates, deletes, or updates the hw\_ila, hw\_vio, hw\_sio\*, and hw\_axi objects based on the core information found in the device, and also what is read from the probes file in the case of ILA and VIO debug cores.

Use the refresh\_hw\_device after the program\_hw\_devices to keep the in-memory hardware debug objects in sync with the state of the actual cores on the physical device.

# **Arguments**

-update\_hw\_probes <arg> - (Optional) Update the probes file (.ltx) associated with the specified device by reading the specified probes file.

**NOTE:** The probes file is associated with a hw\_device object through the use of the set\_property command to define the PROBES.FILE property.



-disable\_done\_check - (Optional) Disable the DONE check to enable the hardware manager to scan for debug cores on the current device, even if the DONE pin status is low. A High signal on the DONE pin indicates completion of the configuration sequence. The DONE check waits for the high state on the DONE pin to confirm configuration is complete.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_device"><a href="hw\_device">hw\_device</a> object to refresh. The hw\_device must be specified as an object as returned by the <code>get\_hw\_devices</code> or the <code>current\_hw\_device</code> commands. If the hardware device is not specified, the <code>current\_hw\_device</code> will be returned.

# **Example**

The following example refreshes the specified hw\_device:

refresh hw device [lindex [get hw devices] 0]

- current hw device
- get\_hw\_devices
- program\_hw\_devices



# refresh\_hw\_mig

Refresh the status of the current hardware object. Inputs can be any mig, device, target, or server hardware object. At least one object is required. If properties are specified that do not exist in the object, that property will not be refreshed.

# **Syntax**

refresh\_hw\_mig [-regexp] [-properties <args>] [-quiet] [-verbose]
<hw objects>

#### Returns

**Nothing** 

# **Usage**

Name	Description
[-regexp]	Properties list contains full regular expressions
[-properties]	List of properties to refresh Default: All properties in object
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware objects

# **Categories**

Hardware

# **Description**

Refreshes the in-memory view of all of the properties, or specified properties, of the specified hw\_mig objects with values read from the current hardware device.

The refresh command takes the values from the memory controller implemented on the hardware device, and populates them into the appropriate properties of the hw\_mig debug core in the Vivado logic analyzer, or standalone Vivado Lab Edition.

At least one object is required. If properties are specified that do not exist in the object, that property will not be refreshed.

This command updates the properties on the hw\_mig object, but otherwise returns nothing if successful. The command returns an error if it fails.

# Arguments

-regexp - (Optional) The list of properties to refresh is defined using regular expression.



-properties <args> - (Optional) Refresh the specified property or properties of the hw\_mig object. As a default behavior, if no properties are specified, all properties of the specified object or objects will be refreshed from the current values on the hardware device.



**TIP:** If a non-existent property is specified, that property is ignored.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_objects">- (Optional) Inputs can be any hw\_mig, hw\_device, hw\_target, or hw\_server object.</a>

**NOTE:** The objects must be specified using the appropriate get\_hw\_xxx command, for instance get\_hw migs, rather than specified by name.

# **Example**

The following example refreshes all of the properties of the memory IP in the Vivado logic analyzer with the properties from the current hw\_device:

refresh hw mig [lindex [get hw migs] 0]

- commit\_hw\_mig
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_migs
- implement mig cores
- set\_property



# refresh\_hw\_server

Refresh a connection to a hardware server.

### **Syntax**

refresh\_hw\_server [-quiet] [-verbose] [<hw\_server>]

#### **Returns**

**Nothing** 

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_server>]</hw_server>	hardware server

# **Categories**

Hardware

# **Description**

Refresh or reopen the connection to the current or specified hardware server.

This command returns the connection messages from the hardware server, or returns an error if it fails.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_server"> - (Optional)</a> The hw\_server to refresh. If the server is not specified, the current\_hw\_server will be refreshed. The hardware server can be specified by name, or specified as a hw\_server object returned by the get\_hw\_servers or current\_hw\_server commands.



# **Example**

The following example refreshes the current\_hw\_server:

```
refresh_hw_server
```

The following example refreshes all connected hardware servers, printing the host name prior to refreshing th server:

foreach x [get\_hw\_server] {puts "Refreshing Host \$x"; refresh\_hw\_server \$x}

- connect\_hw\_server
- current\_hw\_server
- disconnect\_hw\_server
- get\_hw\_servers



# refresh\_hw\_sio

Refresh the status of the specified hardware objects. Inputs can be any serial I/O (except scan and sweep), device, target, or server hardware object. At least one object is required. If properties are specified that do not exist in the object, that property will not be refreshed.

### **Syntax**

refresh\_hw\_sio [-regexp] [-properties <args>] [-quiet] [-verbose]
<hw objects>

#### Returns

Nothing

# **Usage**

Name	Description
[-regexp]	Properties list contains full regular expressions
[-properties]	List of properties to refresh Default: All properties in object
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware objects

# **Categories**

Hardware

# **Description**

Refreshes the in-memory view of all of the properties, or specified properties, of the specified hw\_sio objects with values read from the actual object on the hardware device.

Specified objects can include any serial I/O object such as GTs, RXs, TXs, PLLs, or Commons, excluding hw\_sio\_scan and hw\_sio\_sweep objects. SIO objects also include device, target, or server hardware objects.

The refresh\_hw\_sio command reads the values of the specified objects on the hardware device, and applies the value to the associated property of the IBERT core in the Hardware Manager.

This command returns no feedback of its operation if successful, or returns an error if it fails.

# Arguments

-regexp - (Optional) The list of properties to refresh is defined using regular expression.



-properties <args> - (Optional) Refresh the specified property or properties of the hw\_sio objects. As a default behavior, if no properties are specified, all properties of the specified object or objects will be refreshed from the current values on the hardware device.



**TIP:** If a non-existent property is specified, that property is ignored.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_objects">- (Required) Specify one or more hw\_sio objects to refresh. The hw\_sio objects must be specified as objects returned by on of the get\_hw\_sio\_\* commands.</a>

# **Example**

The following example refreshes all properties on the specified hw\_sio\_gt object:

```
refresh hw sio [get hw sio gts *MGT X0Y11]
```

The following example refreshes all of the properties on all of the hw\_sio objects on the current hardware device:

refresh\_hw\_sio [current\_hw\_device]

- current hw device
- get\_hw\_devices
- get\_hw\_servers
- get\_hw\_sio\_commons
- get\_hw\_sio\_gts
- get\_hw\_sio\_iberts
- get\_hw\_sio\_plls
- get\_hw\_sio\_txs
- get\_hw\_targets
- report\_property



# refresh\_hw\_sysmon

Refresh the status of the current hardware object. Inputs can be hw\_server, hw\_target, hw\_device or hw\_sysmon objects. At least one object is required. If properties are specified that do not exist in the object, that property will not be refreshed.

# **Syntax**

refresh\_hw\_sysmon [-regexp] [-properties <args>] [-quiet] [-verbose]
<hw objects>

#### Returns

Nothing

# **Usage**

Name	Description
[-regexp]	Properties list contains full regular expressions
[-properties]	List of properties to refresh Default: All properties in object
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware objects

# **Categories**

Hardware

# **Description**

Refresh the properties of the hw\_sysmon object with the values on the system monitor (XADC) from the current hw device.

The refresh command takes the values from the status registers of the system monitor on the hardware device, and populates them into the appropriate properties of the hw\_sysmon object in the hardware manager.



**TIP:** The hw\_sysmon object is automatically refreshed at the rate specified by the SYSMON\_REFRESH\_RATE\_MS on the object.

This command updates the properties on the hw\_sysmon object, but otherwise returns nothing if successful. The command returns an error if it fails.



# **Arguments**

-regexp - (Optional) The list of properties to refresh is defined using regular expression.

-properties <args> - (Optional) Refresh the specified property or properties of the hw\_sysmon object. As a default behavior, if no properties are specified, all properties of the specified object or objects will be refreshed from the current values on the hardware device.



**TIP:** If a non-existent property is specified, that property is ignored.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<a href="hw\_objects"><a href="hw\_objects">hw\_objects</a><a href="hw\_objects">hw\_objects</a><a

**NOTE:** The objects must be specified using the appropriate get\_hw\_xxx command, for instance get\_hw\_sysmon, rather than specified by name.

# **Example**

The following example refreshes the TEMPERATURE property of the hardware system monitor object with the actual temperature on the current device:

refresh hw sysmon -properties {TEMPERATURE} [lindex [get hw sysmons] 0]

- commit hw sysmon
- connect\_hw\_server
- current hw device
- get\_hw\_sysmons
- refresh\_hw\_sysmon
- set\_hw\_sysmon\_reg
- set\_property



# refresh\_hw\_target

Refresh a hardware target.

### **Syntax**

refresh hw target [-quiet] [-verbose] [<hw target>]

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_target>]</hw_target>	hardware target

# **Categories**

Hardware

# **Description**

Refresh the connection to the specified hardware target on the current hardware server, and reload the hw\_target object in the Hardware Manager of the Vivado Design Suite. If no hw\_target object is specified, the current\_hw\_target will be refreshed.

The hardware target is a system board containing a JTAG chain of one or more Xilinx devices that you can program with a bitstream file, or use to debug your design. Connections between hardware targets on the system board and the Vivado Design Suite are managed by the Xilinx hardware server application, and the connect\_hw\_server command. Refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for a list of supported JTAG download cables and devices.

Each hardware target can have one or more Xilinx devices to program, or to use for debugging purposes. The current device is specified or returned by the <code>current\_hw\_device</code> command. After specifying the current hardware target, you can open the connection through the hardware target, to the Xilinx FPGA device using the <code>open\_hw\_target</code> command.

refresh\_hw\_target scans the devices on the hardware target and creates, deletes, or updates the hw\_device objects available through the target. Available devices are returned using the get hw devices command.

This command returns a transcript of the refresh process, or returns an error if it fails.



# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_target> - (Optional) Specify the hw\_target object to refresh the connection to. The hw\_target must be specified as an object as returned by the get\_hw\_targets or current\_hw\_target commands. If no target is specified, the Vivado tool will refresh the connection to the current hw target.

# **Example**

The following example refreshes the current hardware target:

refresh hw target

- · connect hw server
- current\_hw\_device
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets
- get\_hw\_servers
- open\_hw\_target



# refresh\_hw\_vio

Update hardware probe INPUT\_VALUE and ACTIVITY\_VALUE properties with values read from hardware VIO core(s).

# **Syntax**

refresh hw vio [-update output values] [-quiet] [-verbose] <hw vios>...

#### **Returns**

**Nothing** 

### **Usage**

Name	Description
[-update_output_values]	Update hardware probe OUTPUT_VALUE property with values read from VIO core(s).
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_vios></hw_vios>	List of hardware VIO objects.

# **Categories**

Hardware

# **Description**

Update the INPUT\_VALUE and ACTIVITY\_VALUE properties of the input probes of the specified VIO debug cores with values read from the hw vio core on the hardware device.

The Virtual Input/Output (VIO) debug core can both monitor and drive internal signals on a programmed Xilinx device in real time. The VIO core uses hardware probes, hw\_probe objects, to monitor and drive signals on the device. Input probes monitor signals as inputs to the VIO core. Output probes drive signals to specified values from the VIO core.

The refresh\_hw\_vio command reads the signal values at the input probes of the VIO debug core on the device, and applies the value to the INPUT\_VALUE property of the hw\_probe, and updates the ACTIVITY\_VALUE property on the probe as well.

This command returns nothing if successful, or returns an error if it fails.



## **Arguments**

-update\_output\_values - (Optional) Update hardware probe OUTPUT\_VALUE property with values read from the signals at the specified VIO debug cores. This is a boolean argument enabled by its presence. This option has the affect of resetting the OUTPUT\_VALUE on the probe to match the signal value on the hw\_vio debug core.



**TIP:** This is the reverse of the commit\_hw\_vio command, which applies the OUTPUT\_VALUE on the probe to the hw\_vio debug core on the device.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hw\_vios> - (Required) Specify one or more hw\_vio objects to refresh. The hw\_vio objects can either be specified as objects returned by the get hw vios command, or specified by name.

## **Example**

The following example refreshes the specified hw\_vio debug core, specified by name, including updating the OUTPUT\_VALUE property on the hw\_probes:

refresh hw vio -update output values hw vio 1

- commit hw vio
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_probes
- get\_hw\_vios
- program\_hw\_devices
- reset\_hw\_vio\_activity
- reset\_hw\_vio\_outputs
- set\_property



# regenerate\_bd\_layout

Regenerate layout.

## **Syntax**

regenerate\_bd\_layout [-hierarchy <arg>] [-layout\_file <arg>] [-routing]
[-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-hierarchy]	Hierarchy path to the window
[-layout_file]	layout file previously exported by write_bd_layout using native format
[-routing]	Preserve placement of blocks and regenerate routing
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**IPIntegrator** 

# Description

Regenerate the layout of the current IP Integrator subsystem design in the open canvas. This command updates and redraws the graphical elements of the subsystem design in the Vivado IDE.

# **Arguments**

-hierarchy <arg> - (Optional) Specify a hierarchical module to regenerate. Use the get\_bd\_cells command to specify the hierarchical module as an object.

-layout\_file <arg> - (Optional) Specify a native format block design layout file that was
written by the write bd layout command.

-routing - (Optional) Refresh the routing in the IP Integrator canvas, but do not refresh the placement of objects.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Example**

The following example refreshes the IP Integrator canvas in the Vivado IDE:

```
regenerate bd layout
```

The following example refreshes the specified hierarchical module in the current block design:

```
regenerate bd layout -hierarchy [get bd cell myHier1]
```

- current\_bd\_design
- open\_bd\_design
- start\_qui
- write\_bd\_layout



# register\_proc

Register a Tcl proc with Vivado.

## **Syntax**

```
register proc [-quiet] [-verbose]  (<tasknm>)
```

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	Name of proc to register. Proc must be known to Tcl
[ <tasknm>]</tasknm>	Name of Tcl task that wraps the proc. Default: Register the proc using the root name proc (no namespaces).

## **Categories**

**Tools** 

# **Description**

Register a Tcl procedure (proc) with the Vivado Tcl command interpretor to register the command with the Vivado Design Suite help system.

The following is an example Tcl proc defined for use with the Vivado Design Suite:

```
proc findCommand {option} {
    # Summary:
    # Searches through all Vivado Tcl commands for commands implementing
    # the specified argument.
    # Argument Usage:
    # option: Specifies the argument to search for.
    # Return Value:
    # Returns a list of Tcl commands that implement the option.
    # Categories: personal

foreach cmd [lsort [info commands *]]
    {
        catch {
            if {[regexp "$option" [help -syntax $cmd]]}
        }
    }
}
```



```
}
}
;
# End
```

The commented lines beginning with '#' are used to define the help text for the registered command in the Vivado Design Suite help system.

- # Summary: provides a brief description of the command.
- # Argument Usage: provides a list and description of the various arguments for the proc.
- # Return Value: provides a description of what is returned by the proc.
- # Categories: provides an ability to define categories for registered procedures.

After registering the procedure as a Tcl command, the Vivado help system will return this text when queried with:

```
tasknm -help
-or-
help tasknm
```

This command returns the name of the registered proc.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<tasknm> - (Optional) Specify the Tcl command name that wraps the proc, for use in the Vivado Design Suite. Default: Register the proc using the root name proc.

# **Example**

The following example registers a Tcl proc called findCommand as a Tcl command named findCmd:

register\_proc findCommand findCmd

#### See Also

unregister\_proc



# reimport\_files

Reimport files when they are found out-of-date.

## **Syntax**

```
reimport files [-force] [-quiet] [-verbose] [<files>...]
```

#### Returns

List of file objects that were imported

## **Usage**

Name	Description
[-force]	Force a reimport to happen even when the local files may be newer
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <files>]</files>	List of files to reimport. If no files are specified, all files in the project that are out-of-date, will be reimported

## **Categories**

#### **Project**

# **Description**

Reimports project files. This updates the local project files from the original referenced source files.

## **Arguments**

-force - (Optional) Reimport files even when the local project files may be newer than their referenced source files.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<files> - (Optional) List of files to reimport. If no files are specified, all files in the project that are out-of-date, will be reimported. If you use -force and specify no files, all files in the project will be reimported.

# **Examples**

The following example reimports all project files regardless of whether they are out of date, or the local files are newer than the referenced source file:

```
reimport_files -force
```

**NOTE:** No warnings will be issued for newer local files that will be overwritten.

The following example reimports the specified files to the project, but only if the original source file is newer than the local project file:

```
reimport_files C:/Data/FPGA_Design/source1.v \
    C:/Data/FPGA Design/source2.vhdl
```

- add files
- import\_files



# relaunch\_sim

Recompile the design without changing compilation options and restart the current simulation.

## **Syntax**

relaunch sim [-quiet] [-verbose]

#### Returns

Current simulation object

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Simulation

# Description

Relaunch the simulator to perform analysis and verification of an updated design.

The relaunch\_sim command suspends the current simulation, recompiles the current design into a new simulation snapshot, then connects the current simulation to the new snapshot, and restarts the simulation.

In the typical HDL debug cycle you will compile a design into a simulation snapshot and launch a simulation, configuring the Vivado simulator IDE to display the signals of interest in the waveform viewer, as well as the scopes and objects of interest. During the debug process you may discover issues with your code or test bench, make corrections to your design, recompile and relaunch the simulator.

This command lets you recompile the design, and relaunch the simulator while preserving the current Vivado simulator configuration, such as open waveform and code windows, Scopes and Objects window settings.



**IMPORTANT:** The relaunch\_sim command applies only to simulations running in the Vivado Design Suite IDE, not stand-alone or batch Vivado simulator runs.

This command returns a transcript of its process, or returns an error if it fails.



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following command relaunches the current simulation:

relaunch sim

- close sim
- current\_sim
- launch\_simulation
- xsim



# remove\_bps

Remove breakpoints from a simulation.

## **Syntax**

```
remove_bps [-all] [-file <arg>] [-line <arg>] [-quiet] [-verbose]
[<BreakPointObjsOrIds>...]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-all]	Remove all breakpoints
[-file]	The specific file to remove the breakpoint from given a line number
[-line]	The specific line number to remove the breakpoint given a filename Default: -1
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <breakpointobjsorids>]</breakpointobjsorids>	A list of one or more breakpoint objects and/or breakpoint object ID's to be removed

# **Categories**

Simulation

## Description

Remove specified breakpoints from the current simulation. You must have an open simulation to use this command.

A breakpoint is a user-determined stopping point in the source code used for debugging the design. When simulating a design with breakpoints, simulation of the design stops at each breakpoint to let you examine values and verify the design behavior.

The breakpoints in the current simulation can be reported using the report bps command.

This command returns nothing, or an error if the command fails.



## **Arguments**

-all - (Optional) Remove all breakpoints in the current simulation.



**IMPORTANT:** This option will remove ALL breakpoints without warning, even if other options are specified.

-file <arg> - (Optional) Remove an existing breakpoint in the specified HDL source file.

-line <arg> - (Optional) Remove an existing breakpoint at the specified line number of the HDL source file.

**NOTE:** Both -file and -line must be used together to define an existing breakpoint.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<BreakPointObjsOrIds> - (Optional) Specifies one or more breakpoint objects in the
current simulation to remove. The breakpoint object is returned by the add\_bp command
when the breakpoint is added to the simulation.

# **Examples**

The following example removes all the breakpoints in the current simulation:

remove bps -all

#### See Also

report\_bps



# remove\_cell

Remove cells from the current design.

## **Syntax**

```
remove cell [-quiet] [-verbose] <cells>...
```

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<cells></cells>	List of cells to remove

## **Categories**

**Netlist** 

# **Description**

Remove cells from the current netlist in either an open Synthesized or Implemented design.

**NOTE:** You cannot remove cells from library macros, also called macro-primitives.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cells> - (Required) List of cells to remove. The instance name can be specified as a
hierarchical name, from the top-level of the design. In this case, you must use the hierarchy
separator character in the hierarchical instance name. You can determine the current hierarchy
separator with the get hierarchy separator command.

# **Examples**

The following example removes the fftEngine from the in-memory netlist of the current design:

```
remove_cell fftEngine
remove cell usbEngine0/usb out
```

- create\_cell
- write\_checkpoint
- write edif
- write\_verilog
- write\_vhdl



# remove\_cells\_from\_pblock

Remove cells from a Pblock.

#### **Syntax**

remove\_cells\_from\_pblock [-quiet] [-verbose] <pblock> <cells>...

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pblock></pblock>	Pblock to remove cells from
<cells></cells>	Cells to remove

## **Categories**

Floorplan, XDC

# **Description**

Removes the specified logic instances from a Pblock. Cells are added to a Pblock with the add cells to pblock command.

**NOTE:** Cells that have been placed will not be unplaced as they are removed from a Pblock. Any current LOC assignments are left intact.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<pblock> - (Required) The name of the Pblock from which to remove the specified instances.



<cells> - (Required) One or more cell objects to remove from the specified Pblock.

# **Examples**

The following example removes the specified cells from the pb\_cpuEngine Pblock:

remove\_cells\_from\_pblock pb\_cpuEngine [get\_cells cpuEngine/cpu\_dwb\_dat\_o/\*]

## See Also

add\_cells\_to\_pblock



# remove\_conditions

Remove conditions from a simulation. The names can be specified as Tcl glob pattern.

## **Syntax**

remove conditions [-all] [-quiet] [-verbose] [<ConditionObjs>]

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-all]	Remove all conditions
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <conditionobjs>]</conditionobjs>	ConditionObjs, id's or names

# **Categories**

Simulation

# Description

Remove specified conditions from the current simulation. You must have an open simulation to use this command.

Conditions can be defined prior to starting the simulation. When a condition is added, the simulator evaluates the condition expression anytime a signal change is detected. When a specified condition expression becomes TRUE, the condition commands are run.

The conditions in the current simulation can be reported using the report\_conditions command.

This command returns nothing, or an error if the command fails.

# **Arguments**

-all - (Optional) Remove all conditions in the current simulation.



**IMPORTANT:** This option will remove ALL conditions without warning, even if other options are specified.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<ConditionObjs> - Specifies one or more condition identifiers to remove from the current simulation. The condition identifiers are returned by the add\_condition command when the condition is defined.

## **Examples**

The following example removes the specified condition from the current simulation:

remove\_conditions condition3

- add condition
- · report\_conditions



# remove\_drc\_checks

Remove DRC rule check objects from a user rule deck.

## **Syntax**

remove\_drc\_checks [-of\_objects <args>] [-regexp] [-nocase] [-filter
<arg>] -ruledeck <arg> [-quiet] [-verbose] [<patterns>]

#### **Returns**

Drc check

## **Usage**

Name	Description
[-of_objects]	Get 'rule_check' objects of these types: 'drc_ruledeck'.
[-regexp]	Patterns are full regular expressions
[-nocase]	Perform case-insensitive matching. (valid only when -regexp specified)
[-filter]	Filter list with expression
-ruledeck	DRC rule deck to modify
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <patterns>]</patterns>	Match the 'rule_check' objects against patterns. Default: *

# **Categories**

DRC, Object

## **Description**

Remove the specified design rule checks from a drc\_ruledeck object.

A rule deck is a collection of design rule checks grouped for convenience, to be run with the report\_drc command at different stages of the FPGA design flow, such as during I/O planning or placement. The tool comes with a set of factory defined rule decks, but you can also create new user-defined rule decks with the create\_drc\_ruledeck command.

Checks are added to a rule deck using the add\_drc\_checks command.

1062



The DRC rule check object features the <code>IS\_ENABLED</code> property that can be set to true or false using the <code>set\_property</code> command. When a new rule check is created, the <code>IS\_ENABLED</code> property is set to true as a default. Set the <code>IS\_ENABLED</code> property to false to disable the rule check from being used by <code>report\_drc</code> without having to remove the rule from the rule deck.



**TIP:** Use the reset\_drc\_check command to restore the DRC rule, and its properties, to the default settings.

This command returns the list of design rule checks that were removed from the specified rule deck.

#### **Arguments**

-of\_objects <arg> - (Optional) Remove the rule checks of the specified drc\_ruledeck object from the specified rule deck. This has the effect of removing all the rules in one rule deck from the target rule deck.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of objects cannot be used with a search pattern.

-regexp - (Optional) Specifies that the search patterns are written as regular expressions. Both search patterns and -filter expressions must be written as regular expressions when this argument is used. Xilinx regular expression Tcl commands are always anchored to the start of the search string. You can add ".\*" to the beginning or end of a search string to widen the search to include a substring. See http://perldoc.perl.org/perlre.html for help with regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-nocase - (Optional) Perform case-insensitive matching when a pattern has been specified. This argument applies to the use of -regexp only.

-filter <args> - (Optional) Filter the results list with the specified expression. The -filter argument filters the list of objects returned by the search pattern, based on specified property values. You can find the properties on an object with the report\_property or list property commands.

The filter search pattern should be quoted to avoid having to escape special characters that may be found in net, pin, or cell names, or other properties. String matching is case-sensitive and is always anchored to the start and to the end of the search string. The wildcard "\*" character can be used at the beginning or at the end of a search string to widen the search to include a substring of the property value.

**NOTE:** The filter returns an object if a specified property exists on the object, and the specified pattern matches the property value on the object. In the case of the "\*" wildcard character, this will match a property with a defined value of "".

For string comparison, the specific operators that can be used in filter expressions are "equal" (==), "not-equal" (!=), "match"  $(=\sim)$ , and "not-match"  $(!\sim)$ . Numeric comparison operators <, >, <=, and >= can also be used. Multiple filter expressions can be joined by AND and OR (&& and ||). The following gets input pins that do NOT contain the "RESET" substring within their name:

get pins \* -filter {DIRECTION == IN && NAME !~ "\*RESET\*"}



Boolean (bool) type properties can be directly evaluated in filter expressions as true or not true:

```
-filter {IS_PRIMITIVE && !IS_LOC_FIXED}
```

-ruledeck <arg> - (Required) The name of the rule deck to remove the specified design rule checks from.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<patterns> - (Optional) Remove the design rule checks that match the specified patterns
from the rule deck. The default pattern is the wildcard '\*' which removes all rule checks from
the specified rule deck. More than one pattern can be specified to remove multiple rule checks
based on different search criteria.

**NOTE:** You must enclose multiple search patterns in braces, {}, or quotes, "", to present the list as a single element.

# **Examples**

The following example removes the rule checks matching the specified filter pattern from the my rules rule deck:

```
remove_drc_checks -filter {GROUP == AVAL} -ruledeck my_rules
```

The following example disables the specified DRC check without removing it from the rule deck:

```
set property IS ENABLED FALSE [get drc checks RAMW-1]
```

The following example removes all rule checks from the specified rule deck:

remove drc checks -ruledeck my rules

- add\_drc\_checks
- create\_drc\_check
- create\_drc\_ruledeck
- get\_drc\_checks
- get\_drc\_ruledecks
- list\_property
- report drc
- report\_property
- reset\_drc\_check



# remove\_files

Remove files or directories from a fileset.

## **Syntax**

remove files [-fileset <arg>] [-quiet] [-verbose] <files>...

#### Returns

List of files that were removed

## **Usage**

Name	Description
[-fileset]	Fileset name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Name of the file(s) to be removed

# **Categories**

Project, Simulation

# Description

Removes the specified file objects from the current or specified fileset. The file is removed from the current project, but is not removed from the disk.

Files can be specified as file name strings, or as file objects returned by the <code>get\_files</code> command. When specified as strings, the file is looked for in the current or specified fileset. When the file object is specified by <code>get\_files</code>, the fileset is defined by the object, and <code>-fileset</code> is ignored.

When successful, this command returns nothing. If the specified file is not found, an error is returned.

# **Arguments**

-fileset <arg> - (Optional) The name of the fileset to locate the specified files. As a
default, the files will be removed from the current fileset as defined by the current\_fileset
command.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<files> - (Required) The name of the files to remove from the project.

**NOTE:** If no files are specified, no files are removed.

## **Examples**

The following example removes the file named C:/Design/top.xdc from the constraint set constrs 1:

remove files -fileset constrs 1 C:/Design/top.xdc

Multiple files can be specified as follows:

remove files -fileset sim 1 top tb1.vhdl top tb2.vhdl

The following example gets all the file objects in the current project, and removes them:

remove files [get files]



**CAUTION!** This will remove ALL files from your design.

- add files
- current fileset
- get\_files



# remove\_forces

Release force on signal, wire, or reg applied using 'add\_force' command.

## **Syntax**

```
remove_forces [-all] [-quiet] [-verbose] [<ForceObj>...]
```

#### Returns

Nothing

## **Usage**

Name	Description
[-all]	Remove all forces
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <forceobj>]</forceobj>	ForceObj or id's

# **Categories**

Simulation

# Description

Remove the specified force objects, or force IDs from the current simulation.

Forces are applied to specific HDL objects using the add\_forces command. This command removes those forces from the current simulation.



**IMPORTANT:** If there are force/release statements on an HDL object in the test bench or module, these statements are overridden by the add\_force command. When the remove\_force command releases these objects to resume their normal operation, the Verilog force/release statements resume their effect.

This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-all - (Optional) Remove all forces from the current simulation.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<ForceObj> - (Optional) Remove only the specified force object or objects. The force ID is
returned by the add\_force command when the force is created.

## **Examples**

The following example creates a force object using the add\_force command, and captures the force ID in a Tcl variable, then removes that force object:

```
set f10 [ add_force reset 1 300 ]
remove forces $f10
```

The following example removes all force objects from the current simulation:

```
remove forces -all
```

- get\_objects
- add force



# remove\_hw\_probe\_enum

Remove enumerated name-value pairs from a hw\_probe enumeration.

## **Syntax**

remove\_hw\_probe\_enum [-no\_gui\_update] [-list <args>] [-remove\_all]
[-quiet] [-verbose] <hw\_probe>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-no_gui_update]	Defer GUI update.
[-list]	List of enumerated names to remove.
[-remove_all]	Remove the whole enumeration for a hardware probe. Default: 0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_probe></hw_probe>	ILA hardware probe object.

# **Categories**

Hardware

# Description

Remove the enumerated name/value pairs defined on a specified hw\_probe object.

The enumerated names (ENUM property) are added to a hw\_probe object using the add\_hw\_probe\_enum command. This command removes those defined properties.

This command returns nothing if successful, or returns and error if it fails.

# **Arguments**

-no\_gui\_update - (Optional) Do not update the GUI in the Vivado logic analyzer to remove the enumerated values of the probe.



-list <args> - (Optional) Remove the specified list of enumerated names from the specified
<hw probe> object.



**TIP:** The list of names can be specified as a list object, or as a simple list of names.

-remove\_all - (Optional) Remove all of the ENUM properties defined on the specified
<hw probe> object. This option cannot be used with the -list option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw probe> - (Required) Specify the hw\_probe objects to remove the ENUM property from.

# **Examples**

The following example removes the list of enumerated names from the specified hw\_probe object:

```
remove_hw_probe_enum -list {WHITE YELLOW GREY} \
[get hw probes op1 -of objects [current hw ila]]
```

- add\_hw\_probe\_enum
- current\_hw\_device
- current\_hw\_ila
- get\_hw\_devices
- get\_hw\_ilas
- get\_hw\_probes
- get\_hw\_vios
- report\_property



# remove\_hw\_sio\_link

Remove an existing hardware SIO link.

## **Syntax**

remove\_hw\_sio\_link [-quiet] [-verbose] <hw\_sio\_links>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_links></hw_sio_links>	hardware SIO links

# **Categories**

Hardware

# Description

Removes the specified communication links between TX and RX objects on the GTs of the IBERT debug core defined on the current hardware device.

Vivado Serial I/O analyzer is a link-based analyzer, which lets you link between any transmitter and receiver within the IBERT design. The links define the communication paths and protocols between transmitters and receivers of the GigaBit transceivers on the device. This command removes those links.

This command returns a list of link objects on the IBERT debug core, or returns an error if it fails.

# Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<hw\_sio\_links> - (Required) Specify one or more hw\_sio\_link objects to remove. The
hw\_sio\_link must be specified as an object as returned by the create\_hw\_sio\_link or
get\_hw\_sio\_links commands.

# **Example**

The following example removes the specified communication link on the IBERT debug core:

remove hw sio link [get hw sio links -filter {DESCRIPTION == "Link2"}]

- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups



# remove\_hw\_sio\_linkgroup

Remove an existing hardware SIO link group.

#### **Syntax**

remove\_hw\_sio\_linkgroup [-quiet] [-verbose] <hw\_sio\_linkgroups>

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_linkgroups></hw_sio_linkgroups>	hardware SIO linkgroups

## **Categories**

Hardware

# **Description**

Removes the specified group that associates communication links between TX and RX objects on the GTs of the IBERT debug core defined on the current hardware device.

Vivado Serial I/O analyzer is a link-based analyzer. The links define the communication paths and protocols between transmitters and receivers of the GigaBit transceivers on the device. Link groups, or hw\_sio\_linkgroup objects, let you associate links into related groups, to collectively configure properties and run scans.



**TIP:** The remove\_hw\_sio\_linkgroup command removes the specified association, but does not remove the underlying communication links. Us the remove\_hw\_sio\_link command to remove those objects.

This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_sio\_linkgroups"></a> - (Required) Specify one or more hw\_sio\_linkgroup objects to remove. The hw\_sio\_linkgroup must be specified as an object as returned by the create\_hw\_sio\_linkgroup or get\_hw\_sio\_linkgroups commands.

# **Example**

The following example removes the specified linkgroup:

remove hw sio linkgroup [get hw sio linkgroups {LINKGROUP 0}]

- create\_hw\_sio\_link
- create\_hw\_sio\_linkgroup
- current\_hw\_device
- get\_hw\_sio\_iberts
- get\_hw\_sio\_links
- get\_hw\_sio\_linkgroups



# remove\_hw\_sio\_scan

Remove an existing hardware SIO scan.

#### **Syntax**

remove hw sio scan [-quiet] [-verbose] <hw sio scans>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_scans></hw_sio_scans>	hardware SIO scans

# **Categories**

Hardware

# **Description**

Remove the specified serial I/O analyzer scan object.

This command returns nothing if successful, or returns an error if the command fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hw\_sio\_scans> - (Required) Specify one or more hw\_sio\_scan objects to remove. The
hw\_sio\_scan must be specified as an object as returned by the create\_hw\_sio\_scan or
get\_hw\_sio\_scans commands.



# **Example**

The following example removes the specified SIO scan:

remove\_hw\_sio\_scan [get\_hw\_sio\_scans {SCAN\_2}]

- create\_hw\_sio\_scan
- get\_hw\_sio\_scans
- run\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



# remove\_hw\_sio\_sweep

Remove an existing hardware SIO sweep.

## **Syntax**

remove\_hw\_sio\_sweep [-quiet] [-verbose] <hw\_sio\_sweeps>

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_sweeps></hw_sio_sweeps>	hardware SIO sweeps

# **Categories**

Hardware

# **Description**

Remove the specified serial I/O analyzer sweep scan object.

This command returns nothing if successful, or returns an error if the command fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_sio\_sweeps"> - (Required) Specify one or more hw\_sio\_sweep objects to remove. The hw\_sio\_sweep must be specified as an object as returned by the create\_hw\_sio\_sweep or get\_hw\_sio\_sweeps commands.



# **Example**

The following example removes the specified sweep scan object:

```
remove_hw_sio_sweep [get_hw_sio_sweeps {SWEEP_3}]
```

- create\_hw\_sio\_sweep
- get\_hw\_sio\_sweeps
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_sweep



# remove\_net

Remove nets from the current design.

## **Syntax**

remove net [-prune] [-quiet] [-verbose] <nets>...

#### Returns

Nothing

#### **Usage**

Name	Description
[-prune]	When performing net removal, remove pins and ports which are left unconnected as a result of the remove_net operation.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<nets></nets>	List of nets to remove

## **Categories**

Netlist

# **Description**

Remove the specified net from the netlist of an open Synthesized or Implemented Design.

**NOTE:** You cannot remove nets from library macros, also called macro-primitives.

To remove a bus, you must specify the primary bus name, and not specify a bus index. This ensures that the entire bus is removed, and not just a portion of the bits associated with the bus. You can resize a bus, eliminating bits of the bus, using the resize net bus command.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.



## **Arguments**

-prune - (Optional) Prune, or remove, any unconnected hierarchical pins, ports, or nets, as a result of removing the specified net.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<nets> - (Required) The list of nets to remove from the netlist of the current design.

## **Example**

Using the following connection network:

```
leaf_cell1/pin1 > net1 > block1/pin1 >
    topnet
< block2/pin1 < net2 < leaf cell2/pin1</pre>
```

This example will remove block1/pin1, block2/pin1, net1, and net2, but will not prune the pins on the leaf cells:

```
remove net topnet -prune
```

The following example illustrates the warning returned when trying to remove one bit of a bus net, and then removes the entire bus by specifying the root name:

```
remove_net DataIn_pad_1_i[0]
WARNING: [Coretcl-82] No nets matched 'DataIn_pad_1_i[0]'.
remove_net DataIn_pad_1_i
```

- · create net
- disconnect\_net
- resize net bus
- write\_checkpoint
- write edif
- write\_verilog
- write\_vhdl



# remove\_pin

Remove pins from the current design.

### **Syntax**

remove pin [-quiet] [-verbose] <pins>...

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><pins></pins></pre>	List of pins to remove

### **Categories**

Netlist

### Description

Remove pins from the current netlist in either an open Synthesized or Implemented design.

**NOTE:** You cannot remove pins from library macros, or macro-primitives.

To remove a bus pin, you must specify the primary pin name, and not specify a bus index. This ensures that the entire bus pin is removed, and not just a portion of the bits associated with the bus. You can resize a bus pin, eliminating bits, using the resize pin bus command.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pins> - (Required) List of pins to remove from the netlist. The pins must be specified hierarchically by the cell instance the pin is found on.

## **Examples**

The following example removes the fftEngine from the in-memory netlist of the current design:

remove cell fftEngine

- create\_cell
- create\_net
- create\_pin
- create\_port
- resize\_pin\_bus
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



## remove\_port

Remove the given list of top ports from the netlist.

### **Syntax**

remove port [-quiet] [-verbose] <ports>...

#### **Returns**

**Nothing** 

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<ports></ports>	Ports and/or bus ports to remove

### **Categories**

**PinPlanning** 

### **Description**

Removes the specified ports or buses.

To remove a bus port, you must specify the primary port name, and not specify a bus index. This ensures that the entire bus port is removed, and not just a portion of the bits associated with the bus. You can resize a bus port, eliminating bits, using the resize port bus command.

The remove\_port command will remove ports that have been added with the create\_port command, but cannot delete ports that are defined in the RTL or netlist design.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write\_checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write\_\* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

1083



## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<ports> - One or more names of ports to remove.

### **Examples**

The following example deletes the specified port:

```
remove port PORT0
```

The following example deletes the two specified ports of a bus:

```
remove_port BUS[1] BUS[2]
```

The following example deletes both the N and P sides of a differential pair port:

```
remove port D BUS P[0]
```

**NOTE:** Deleting either the N or the P side of a differential pair will also delete the other side of the pair.

- create cell
- create\_net
- create\_pin
- create\_port
- create interface
- place\_ports
- resize\_port\_bus
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



# remove\_wave

Removes wave objects from the current wave configuration.

## **Syntax**

remove\_wave [-of <args>] [-quiet] [-verbose] <items>...

#### **Returns**

Nothing

## **Usage**

Name	Description
[-of]	the wave configuration, group, or virtual bus to search Default: the current wave configuration
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<items></items>	wave objects to remove

## **Categories**

Waveform



# rename\_cell

Rename a cell.

#### **Syntax**

rename cell -to <arg> [-quiet] [-verbose] <cell>...

#### Returns

Nothing

#### **Usage**

Name	Description
-to	New name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<cell></cell>	Cell to rename

### **Categories**

Netlist

## **Description**

Rename a single hierarchical or leaf-level cell in the current synthesized or implemented design.



**TIP:** You cannot rename cells with DONT\_TOUCH property set to TRUE.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write\_checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

Changes to the names of cells, nets, pins, and ports, will also affect the design constraints defined in the in-memory design. Constraints are automatically modified to target the new object name, however these are not written back to the source XDC file. Saving the modified in-memory design using write\_checkpoint will save both the renamed objects and modified constraints.

This command returns nothing if successful, or an error if it fails.



## **Arguments**

-to <arg> - (Required) Specify the new name to assign to the specified cell. Specified names can not contain Tcl special characters:  $" \setminus \{\}; \$ \#$ 

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cell> - (Required) Instance name of the cell to rename.

### **Examples**

The following example changes the name of the hierarchical or1200\_cpu cell as specified:

rename\_cell -to or1200\_gpu or1200\_cpu

- connect\_net
- create\_cell
- create\_net
- remove\_cell
- set\_hierarchy\_separator
- write\_checkpoint
- write\_edif
- write\_verilog
- write vhdl



## rename\_net

Rename a net.

#### **Syntax**

rename net -to <arg> [-quiet] [-verbose] <net>...

#### Returns

Nothing

#### **Usage**

Name	Description
-to	New name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<net></net>	Net to rename

### **Categories**

Netlist

### Description

Rename a net in the current synthesized or implemented design.

The following are limitations with regard to renaming nets:

- You cannot rename nets that have DONT\_TOUCH or MARK\_DEBUG properties set to TRUE.
- You cannot rename individual bits of a bus net, but you can collectively rename the whole bus.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write\_checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

Changes to the names of cells, nets, pins, and ports, will also affect the design constraints defined in the in-memory design. Constraints are automatically modified to target the new object name, however these are not written back to the source XDC file. Saving the modified in-memory design using write\_checkpoint will save both the renamed objects and modified constraints.



This command returns nothing if successful, or an error if it fails.

## **Arguments**

-to <arg> - (Required) Specify the new name to assign to the specified net. Specified names can not contain Tcl special characters:  $" \setminus \{\}; \$ \#$ 

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<net> - (Required) Name of a net to rename.

## **Examples**

The following example renames the specified bus signal:

rename net -to dataOut dout

- connect\_net
- create\_cell
- create\_net
- create\_pin
- create\_port
- remove\_cell
- set\_hierarchy\_separator
- write\_checkpoint
- write edif
- write\_verilog
- write\_vhdl



# rename\_pin

Rename a pin.

#### **Syntax**

rename pin -to <arg> [-quiet] [-verbose] <pin>...

#### Returns

**Nothing** 

#### **Usage**

Name	Description
-to	New name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pin></pin>	Pin to rename

### **Categories**

Netlist

### **Description**

Rename the specified pin on a hierarchical cell in the current synthesized or implemented design.

The following are limitations with regard to renaming pins:

- Pins on primitive cells cannot be renamed.
- A pin on a hierarchical cell that has the DONT\_TOUCH property can be renamed, but a pin on an hierarchical cell inside a DON'T\_TOUCH cell cannot be renamed.
- You cannot rename individual bits of a bus pin, but you can collectively rename the whole bus.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write\_checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.



Changes to the names of cells, nets, pins, and ports, will also affect the design constraints defined in the in-memory design. Constraints are automatically modified to target the new object name, however these are not written back to the source XDC file. Saving the modified in-memory design using write\_checkpoint will save both the renamed objects and modified constraints.

This command returns nothing if successful, or an error if it fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pin> - (Required) The hierarchical name of a pin, starting with the instance name of the cell
it is found on.

### **Examples**

The following example renames the specified pin:

```
rename pin -to in1 egressLoop[0].egressFifo/I1
```

The following example shows the error that is returned when you try to rename a single bit of a bus, and then renames the whole bus pin:

```
rename_pin -to din[0] egressLoop[0].egressFifo/buffer_fifo/dataInput[0]
WARNING: [Coretcl 2-1480] rename_pin can not rename bits of a bus, \
use resize_pin_bus instead.
rename pin -to dataInput egressLoop[0].egressFifo/buffer fifo/din
```

- connect\_net
- create\_cell
- create\_net
- create\_pin
- create\_port
- remove\_pin
- set\_hierarchy\_separator
- write\_checkpoint
- write edif
- write\_verilog
- write\_vhdl



## rename\_port

Rename a port.

### **Syntax**

rename port -to <arg> [-quiet] [-verbose] <port>...

#### Returns

Nothing

### **Usage**

Name	Description
-to	New name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<port></port>	Port to rename

## **Categories**

Netlist

### **Description**

Rename a single port in the current synthesized or implemented design.



**TIP:** You cannot rename individual bits of a bus port, but you can collectively rename the whole bus.

Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

Changes to the names of cells, nets, pins, and ports, will also affect the design constraints defined in the in-memory design. Constraints are automatically modified to target the new object name, however these are not written back to the source XDC file. Saving the modified in-memory design using write\_checkpoint will save both the renamed objects and modified constraints.

This command returns nothing if successful, or an error if it fails.



## **Arguments**

-to <arg> - (Required) Specify the new name to assign to the specified port. Specified names can not contain Tcl special characters: '"\{};\$#

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<port> - (Required) Name of the port to rename.

### **Examples**

The following example renames the specified bus port:

rename port -to wbInputData wbInDat

- connect\_net
- create\_net
- create\_port
- remove\_port
- set\_hierarchy\_separator
- write\_checkpoint
- write\_edif
- write\_verilog
- write vhdl



# rename\_ref

Rename a cell ref.

#### **Syntax**

```
rename_ref [-ref <arg>] [-to <arg>] [-prefix_all <arg>] [-quiet]
[-verbose]
```

#### **Returns**

Nothing

### **Usage**

Name	Description
[-ref]	Cell ref to rename
[-to]	New name
[-prefix_all]	Rename all eligible hierarchical cell refs in the current design. Construct the new name using the given prefix plus the original name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Netlist

### Description

Rename the reference name of a single non-primitive cell, or apply a reference prefix to all non-primitive cells in the current synthesized or implemented design.

This command provides a mechanism to change the non-primitive reference names in the current design so that they do not collide with the reference names in another design. This lets two modules or designs be synthesized or simulated together, while avoiding any name collisions between the two designs.

This command returns nothing when renaming the reference a single cell, and returns the number of cells renamed when used with <code>-prefix\_all</code>. If the command fails, an error is returned.

### **Arguments**

-ref <arg> - (Optional) Specify the current reference name of a non-primitive cell.



-to <arg> - (Optional) Change the reference name to the specified value.

-prefix\_all <arg> - (Optional) Apply the specified prefix to the reference names of all non-primitive cells in the current design, except the top module.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example changes the specified reference name to the value indicated:

```
rename_ref -ref usbf_top -to MOD1_usbf_top
```

The following example applies the specified reference name prefix to all non-primitive cells in the current design:

rename ref -prefix all MOD1

- synth\_design
- write\_edif
- write\_verilog
- write\_vhdl



# reorder\_files

Change the order of source files in the active fileset.

### **Syntax**

```
reorder_files [-fileset <arg>] [-before <arg>] [-after <arg>] [-front]
[-back] [-auto] [-disable_unused] [-quiet] [-verbose] <files>...
```

#### **Returns**

Nothing

### **Usage**

Name	Description
[-fileset]	Fileset to reorder
[-before]	Move the listed files before this file
[-after]	Move the listed files after this file
[-front]	Move the listed files to the front (default)
[-back]	Move the listed files to the back
[-auto]	Automatically re-orders the given fileset
[-disable_unused]	Disables all files not associated with the TOP design unit
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<files></files>	Files to move

## **Categories**

Project

## **Description**

Reorders source files in the specified fileset. Takes the files indicated and places them at the front of, the back of, or before or after other files within the fileset. This command also has an auto reorder feature that reorders the files based on the requirements of the current top module in the design.

## **Arguments**

-fileset <arg> - (Optional) The fileset in which to reorder files. The default is the sources\_1 source fileset.



- -before <arg> (Optional) Place the specified files before this file in the fileset. The file must be specified with the full path name in the fileset.
- -after <arg> (Optional) Place the specified files after this file in the fileset. The file must be specified with the full path name in the fileset.
- -front (Optional) Place the specified files at the front of the list of files in the fileset.
- -back (Optional) Place the specified files at the back of the list of files in the fileset.
- -auto (Optional) Enable automatic reordering based on the hierarchy requirements of the current top-module in the project. Often used after changing the top module with the "set property top" command.
- -disable\_unused (Optional) Disable any files not currently used by the hierarchy based on the top-module. Often used after changing the top module with the "set\_property top" command.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<files> - (Required) One or more files to relocate in the fileset. Files must be specified by their full path name in the fileset, and are reordered in the order they are specified.

### **Examples**

The following example takes the specified files and moves them to the front of the source fileset:

```
reorder files -front {C:/Data/FPGA/file1.vhdl C:/Data/FPGA/file2.vhdl}
```

**NOTE:** The default source fileset is used in the preceding example since the -fileset argument is not specified.

The following example sets a new top\_module in the design, and then automatically reorders and disables unused files based on the hierarchy of the new top-module:

```
set_property top block1 [current_fileset]
reorder files -auto -disable_unused
```

- add\_files
- create\_fileset
- current\_fileset
- remove files



# replace\_bd\_cell

Replace cell1 with cell2 by disconnecting connections to cell1 and connecting those connections to cell2.

### **Syntax**

```
replace_bd_cell [-preserve_name] [-preserve_configuration] [-quiet]
[-verbose] [<cell1>] [<cell2>...]
```

#### **Returns**

TCL\_OK, TCL\_ERROR if failed

### **Usage**

Name	Description
[-preserve_name]	cell2 will rename as cell1's name, cell1 rename as cell1name_old
[-preserve_configuration]	preserve configuration of cell1 on cell2
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <cell1>]</cell1>	Cell with connections that are to be disconnected.
[ <cel12>]</cel12>	Cell to be connected to connections that were disconnected from cell1.

## **Categories**

**IPIntegrator** 

### **Description**

Move the connections currently assigned to one IP Integrator cell to another IP Integrator cell in the current design. This is intended to help you quickly replace one cell with another by moving connections from the source cell to the target cell.

The current, or existing cell, will be relocated from its current position in the block design, and the new replacing cell will be placed at that location. Connections to the pins and interface pins on the cell are preserved where possible, and result in a Critical Warning when connections must be removed.



**IMPORTANT:** This command is not supported by the UNDO command.

This command returns TCL\_OK if successful, or returns TCL\_ERROR if it fails.



### **Arguments**

-preserve\_name - (Optional) Apply the name of the current cell to the new cell that is replacing it. The existing cell will be renamed as <instance> old.

-preserve\_configuration - (Optional) Apply the configuration settings of the current cell to the new cell that is replacing it.

**NOTE:** Any configuration options on the original cell that cannot be applied to the new cell will be reported as a warning, and then skipped.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cell1> - (Required) The IP Integrator cell to remove connections from and to replace with
a new cell. The cell can be specified either by name, or as a bd\_cell object returned by the
get bd cells command.

**NOTE:** The cell is not removed from the IP Integrator subsystem design, but is relocated to make room for the new cell.

<cell2> - The IP Integrator cell that replaces the existing cell (<cell1> ) and that existing
connections are applied to. The cell can be specified either by name, or as a bd\_cell object
returned by the get bd cells command.

## **Example**

The following example moves the connections from the specified cell, lmb\_v10\_1, to pins and interface pins of the same name on another cell, lmb\_bram\_cntlr\_1:

```
replace_bd_cell [get_bd_cells /lmb_v10_1] [get_bd_cells \ /lmb_bram_if_cntlr_1]

CRITICAL WARNING: [BD 41-1164] The interface pin 'LMB_Sl_0' with bus definition 'xilinx.com:interface:lmb:1.0' is not found on the cell '/lmb_bram_if_cntlr_1'. Its connection to the interface net 'Conn' has been removed.

CRITICAL WARNING: [BD 41-1166] The pin 'SYS_Rst' is not found on the cell '/lmb_bram_if_cntlr_1'. Its connection to the net 'sys_rst_1' has been removed.
```

**NOTE:** Critical Warnings are returned when pin mismatches necessitate the removal of existing connections.

- create\_bd\_cell
- get\_bd\_cells



# report\_bps

Print details of the given breakpoint objects.

### **Syntax**

```
report bps [-quiet] [-verbose] [<BreakPointObjs>...]
```

#### Returns

Print the breakpoints id, file\_name and line\_number to the console in textual format

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <breakpointobjs>]</breakpointobjs>	List of breakpoint objects to report

## **Categories**

Simulation

## Description

Report a specific breakpoint object, or report all breakpoints in the current simulation. You must have an open simulation for this command to return anything.

A breakpoint is a user-determined stopping point in the source code used for debugging the design. When simulating a design with breakpoints, simulation of the design stops at each breakpoint to let you examine values and verify the design behavior.

This command returns the filename and line number of the specified breakpoints, or of all breakpoints in the current simulation, or returns an error if the command fails.

## Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<BreakPointObjs> - Specifies one or more breakpoint objects in the current simulation to
report. The breakpoint object is returned by the add\_bp command when the breakpoint is
added to the simulation.

### **Examples**

The following example reports all breakpoints in the current simulation:

report bps

This example reports the specified breakpoints in the current simulation:

report\_bps bp1 bp2 bp5

- add\_bp
- remove\_bps



# report\_bus\_skew

Report timing paths.

### **Syntax**

report\_bus\_skew [-delay\_type <arg>] [-setup] [-hold]
[-no\_detailed\_paths] [-max\_paths <arg>] [-nworst <arg>] [-unique\_pins]
[-path\_type <arg>] [-input\_pins] [-no\_header] [-slack\_lesser\_than
<arg>] [-slack\_greater\_than <arg>] [-significant\_digits <arg>] [-file
<arg>] [-append] [-return string] [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-delay_type]	Type of path delay: Values: max, min, min_max Default: min_max
[-setup]	Report max delay endpoint timing paths (equivalent to -delay_type max)
[-hold]	Report min delay endpoint timing paths (equivalent to -delay_type min)
[-no_detailed_paths]	Only report top level summary table
[-max_paths]	Maximum number of paths to output per bus skew constraint: Value >=1 Default: 1
[-nworst]	List up to N worst paths per endpoint per constraint: Value >=1 Default: 1
[-unique_pins]	For each unique set of pins, show at most 1 path per bus skew constraint
[-path_type]	Format for path report: Values: short, full, full_clock, full_clock_expanded Default: full_clock_expanded
[-input_pins]	Show input pins in path
[-no_header]	Do not generate a report header
[-slack_lesser_than]	Display paths with slack less than this Default: 1e+30
[-slack_greater_than]	Display paths with slack greater than this Default: -1e+30
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 3
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	Return report as string



Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Report, Timing

## Description

Report the calculated bus skew among the signals constrained by set\_bus\_skew.

The bus skew requirement applies to both the slow and fast corners. The Vivado tool determines the earliest and the latest arrival among all the signals of the bus and calculates the bus skew for both the Slow and Fast process corner, and reports the worst case skew. Each signal of the bus is reported relative to a reference signal from the same bus. Note that the reference signal can be different for each signal of the bus, which ever results in the worst bus skew for that signal.

The bus skew report can be written to the Tcl console or command shell, assigned to a return string, or saved to a file.

This command returns the bus skew report as specified, or returns an error if it fails.

### **Arguments**

-delay\_type <arg> - (Optional) Specifies the type of delay to analyze when running the bus skew report. The valid values are min, max, min\_max, max\_rise, max\_fall, min\_rise, min\_fall. The default setting for -delay type is max.

-setup - (Optional) Check for setup violations. This is the same as specifying -delay\_type max.

-hold - (Optional) Check for hold violations. This is the same as specifying -delay type min.



**TIP:** -setup and -hold can be specified together, which is the same as specifying -delay\_type min\_max.

-no\_detailed\_paths - (Optional) By default the bus skew report includes detailed path analysis for the signals reported. This option disables the detailed path in the bus skew report.

-max\_paths <arg> - (Optional) The maximum number of paths to report per constraint. This is specified as a value greater than or equal to 1. By default the report\_bus\_skew command will report the single worst timing path per bus skew constraint.

-nworst <arg> - (Optional) The number of timing paths per endpoint to output in the bus skew report. The report will return the <N> worst paths based on the specified value, greater than or equal to 1. The default setting is 1.

-unique pins - (Optional) Show only one timing path for each unique set of pins.



-path\_type <arg> - (Optional) Specify the path data to output in the bus skew report. The default format is full\_clock\_expanded. The valid path types are:

- short Displays the startpoints and endpoints with calculated timing values.
- full Displays the full timing path, including startpoints, through points, and endpoints.
- full\_clock Displays full clock paths in addition to the full timing path.
- full\_clock\_expanded Displays full clock paths between a master clock and generated clocks in addition to the full\_clock timing path. This is the default setting.
- -input\_pins (Optional) Show input pins in the timing path report. For use with -path type full, full\_clock, and full\_clock\_expanded.
- -no header (Optional) Do not write a header to the report.
- -slack\_lesser\_than <arg> (Optional) Report timing on bus signals with a calculated slack value less than the specified value. Used with -slack\_greater\_than to provide a range of slack values of specific interest. The slack of a bus signal is the difference between the bus skew requirement for the bus and the actual bus skew for that signal.
- -slack\_greater\_than <arg> (Optional) Report timing on bus signals with a calculated slack value greater than the specified value. Used with -slack\_lesser\_than to provide a range of slack values of specific interest. The slack of a bus signal is the difference between the bus skew requirement for the bus and the actual bus skew for that signal.
- -significant\_digits <arg> (Optional) The number of significant digits in the output results. The valid range is 0 to 3. The default setting is 3 significant digits.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example reports the bus skew for the 32 worst signals of each bus skew constraints in the design, reporting 1 path per bit of the bus with the full timing path, including input pins, with timing values:

report bus skew -max 32 -nworst 1 -path type full -input pins

#### See Also

set\_bus\_skew



# report\_carry\_chains

Report carry chains.

### **Syntax**

```
report_carry_chains [-file <arg>] [-append] [-return_string]
[-max chains <arg>] [-quiet] [-verbose]
```

#### Returns

Report

#### **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append to existing file
[-return_string]	return report as string
[-max_chains]	Number of chains for which report is to be generated Default: 1
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

### **Description**

Report the details of the carry chains used by the current open design. The report includes the average depth of all carry chains, as well as the specific depth of each carry chain reported.

By default, the longest carry chain is reported, but the number of chains reported can be specified.

The command returns the carry chain report.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-max\_chains <arg> - (Optional) Number of chains to report. By default the longest carry chain is reported.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example returns the 10 longest carry chains in the design:

report\_carry\_chains -max\_chains 10



# report\_cdc

Report the clock domain crossing (CDC) paths in the current design.

### **Syntax**

report\_cdc [-from <args>] [-to <args>] [-details] [-summary] [-severity
<arg>] [-no\_header] [-show\_waiver] [-no\_waiver] [-waived] [-file <arg>]
[-append] [-return\_string] [-name <arg>] [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
[-from]	From clocks
[-to]	To clocks
[-details]	report the detail of the CDC timing paths not safely timed
[-summary]	report a summary by clocks of the CDC
[-severity]	report only the severity specified (Info, Warning or Critical)
[-no_header]	Do not generate a report header
[-show_waiver]	Show the waived paths
[-no_waiver]	Ignore the waiver
[-waived]	Show only the waived paths
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	return report as string
[-name]	Output the results to GUI panel with this name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing



### **Description**

This report shows in detail the clock domain crossing (CDC) paths in the current synthesized or implemented design. The command analyzes paths between asynchronous clocks, or clocks with no common period, as well as synchronous paths ignored by the user due to false path or max delay datapath\_only exceptions.

By default the report\_cdc command reports domain crossing between all clocks in the design. However, you can limit the clocks of interest using the -from and -to options to specify the clock domains of interest.

The report\_cdc command only reports on paths where both source and destination clocks are defined. You should run the check\_timing command prior to report\_cdc to ensure that there are no unconstrained clocks in the design. I/O paths are only covered by report\_cdc when input or output delay constraints have been specified on the I/O ports.

The severity of the path report could be Critical, Warning or Info depending on the CDC topology identified. An unknown synchronization topology is Critical and needs to be reviewed. A double register synchronizer with missing ASYNC\_REG property is a Warning. Clock Enable, MUX, and MUX Hold CDC structures are categorized as Warnings because you should check to ensure that the structure is safe. Other CDC paths are of severity Info.

The report cdc command returns the following information:

- Severity
- Source Clock
- Destination Clock
- CDC Type
- Exceptions
- Endpoints
- Safe
- Unknown
- No ASYNC\_REG property



**IMPORTANT:** You cannot use the <code>set\_msg\_config</code> command to configure the severity of messages returned by the <code>report\_cdc</code> command. This command does not generate messages through the message manager.

### **Arguments**

- -from <args> (Optional) Report clock domain crossing from the specified clock domain. Clocks can be specified by name or as returned by the get\_clocks command.
- -to <args> (Optional) Report clock domain crossing into the specified clock domain. Clocks can be specified by name or as returned by the get clocks command.
- -details (Optional) Provide a detailed report on the timing paths. The detailed report lists a summary table of the CDC paths, and then lists details of the source/destination clock, and the CDC paths for each clock pair.
- -summary (Optional) This is the default report returned for the design. The summary report generates a table with a message severity, the source/destination clock pair, safe CDC, and unknown or unrecognized CDC, and the number of path endpoints.



- -no\_header (Optional) Eliminate the report header from the results. This can be especially useful when returning the results as a string with -return string.
- -show\_waiver (Optional) Show the waived paths.
- -no waiver (Optional) Ignore the waivers and report all paths.
- -file <arg> (Optional) Write the report into the specified file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-name <arg> - (Optional) The name of the Clock Domain Crossing report view to display in the Vivado IDE when run in GUI mode. If the name has already been used in an open report view, that view will be closed and a new report opened.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the clock domain crossings in the current design, using a verbose report form, and saving the results to a file:

```
report cdc -details -file C:/Data/cdc report.txt
```

The following example reports the clock domain crossings from a clock specified by name, to another specified as a clock object:

```
report cdc -from clk pin p -to [get clocks clk rx clk core]
```



- all\_clocks
- get\_clocks
- report\_clock\_interaction
- report\_clock\_networks
- report\_clocks
- report\_timing
- report\_timing\_summary
- set\_clock\_groups
- set\_false\_path



# report\_clock\_interaction

Report on clock timing paths and unclocked registers.

### **Syntax**

report\_clock\_interaction [-delay\_type <arg>] [-setup] [-hold]
[-significant\_digits <arg>] [-no\_header] [-file <arg>] [-append] [-name
<arg>] [-return\_string] [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-delay_type]	Type of path delay: Values: max, min, min_max Default: max
[-setup]	Consider max delay timing paths (equivalent to -delay_type max)
[-hold]	Consider min delay timing paths (equivalent to -delay_type min)
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 2
[-no_header]	do not generate a report header
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-name]	Output the results to GUI panel with this name
[-return_string]	Return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report, Timing



### **Description**

Reports clock interactions and signals that cross clock domains to identify potential problems such a metastability, or data loss, or incoherency, where some visibility into the paths that cross clock domains is beneficial. This command requires an open synthesized or implemented design.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

### **Arguments**

-delay\_type <arg> - (Optional) Specifies the type of delay to analyze when running the clock interaction report. The valid values are min, max, and min\_max. The default setting for -delay type is max.

-setup - (Optional) Check for setup violations. This is the same as specifying -delay\_type max.

-hold - (Optional) Check for hold violations. This is the same as specifying -delay type min.

**NOTE:** -setup and -hold can be specified together, which is the same as specifying -delay\_type min\_max.

-significant\_digits <arg> - (Optional) The number of significant digits in the output results. The valid range is 0 to 3. The default setting is 2 significant digits.

-no header - (Optional) Do not write a header to the report.

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-name <arg> - (Optional) The name of the Clock Interaction Report view to display in the tool GUI mode. If the name has already been used in an open Report view, that view will be closed and a new report opened.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example sets the model for interconnect delay, selects a device speed grade, and then runs report\_clock\_interaction:

```
set_delay_model -interconnect none
set_speed_grade -3
report_clock_interaction -delay_type min_max \
    -significant digits 3 -name "results 1"
```

The following example returns the clock interactions, writing the report to the GUI, to the specified file, and returns a string which is assigned to the specified variable:

```
set clk_int [report_clock_interaction -file clk_int.txt -name clk_int1 \
-return_string]
```

- create clock
- create\_generated\_clock
- report\_clocks
- set\_delay\_model
- set\_speed\_grade



# report\_clock\_networks

Report clock networks.

## **Syntax**

report\_clock\_networks [-file <arg>] [-append] [-name <arg>]
[-return\_string] [-endpoints\_only] [-levels <arg>] [-expand\_buckets]
[-suppress\_endpoints <arg>] [-clocks <args>] [-unconstrained\_roots
<args>] [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-name]	Output the results to GUI panel with this name
[-return_string]	return report as string
[-endpoints_only]	dump clock network endpoints only; Not to be used in conjunction with -levels option
[-levels]	expands clock network upto n levels of instances, Value: n > 0; Not to be used in conjunction with -endpoints_only option Default: 0
[-expand_buckets]	expands bucketed endpoints and displays pins; By default, endpoint pins are bucketed by celltype; This option only works in conjunction with -levels option or -endpoints_only option
[-suppress_endpoints]	suppress paths to clock or nonclock endpoint pins; Values: clock, nonclock
[-clocks]	List of clocks for clock network dump; if not specified, all clock networks are dumped
[-unconstrained_roots]	List of unconstrained root pins/ports for clock network dump; if not specified, all unconstrained clock roots are dumped
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



### **Categories**

Report, Timing

### Description

Reports the network fanout of each clock net in the open synthesized or implemented design. The graphical form of the report, returned when the <code>-name</code> argument is specified, provides a hierarchical tree view of the clock network.

The default report simply specifies the clock net names and the instance pins that are the startpoint of the clock.

The report is returned to the standard output unless the <code>-file</code>, <code>-return\_string</code>, or <code>-name</code> arguments are specified.

### **Arguments**

-file <arg> - (Optional) Write the clock network report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -name <arg> (Optional) Specifies the name of the results to output to the GUI.
- -return\_string (Optional) Directs the output to a Tcl string. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

- -endpoints\_only (Optional) Report the clock network endpoints; bucketed by cell type, and sorted by clock pins and non-clock pins. This option cannot be specified with the -levels option.
- -levels <arg> (Optional) Expands the clock network through the specified levels of instances. The default value is 0. The specified value can be greater than 0. This reports the clock path to the path endpoints if enough levels are specified. Path endpoints are bucketed by cell type, and sorted by clock pins and non-clock pins. This option cannot be used with the -endpoints only option.
- -expand\_buckets (Optional) Expand the clock network report to expand all of the endpoints buckets returned by the -endpoints\_only or -levels options, to report all of the clock endpoints.
- -suppress\_endpoints [ clock | nonclock ] (Optional) Suppress reported paths from clock root to clock pins or non-clock endpoint pins. This option eliminates either clock or non-clock pins from the clock network report.
- -clocks <args> (Optional) Specify the clock objects to include in the clock network report. When not specified, the report includes all clocks.



-unconstrained\_roots <args> - (Optional) For UltraScale devices, and device architectures with clock roots, specify the list of unconstrained clock root pins or ports to include in the clock network report. If this option is not specified, all unconstrained clock roots are reported.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the clock network names and startpoints to the specified file:

```
report clock networks -file C:/Data/ClkNets.txt
```

The following example reports the endpoints of the specified clock:

report\_clock\_networks -endpoints\_only -clocks wbClk

- create clock
- get\_clocks



# report\_clock\_utilization

Report information about clock nets in design.

## **Syntax**

report\_clock\_utilization [-file <arg>] [-append] [-write\_xdc <arg>]
[-clock\_roots\_only] [-return\_string] [-name <arg>] [-quiet] [-verbose]

#### **Returns**

Report

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append to existing file
[-write_xdc]	file to output clock constraint. File name must be given.
[-clock_roots_only]	Report only the Clock Root Assignments
[-return_string]	return report as string
[-name]	Output the results to GUI panel with this name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing

# **Description**

Returns information related to clock nets in the design and clock resource utilization on the target device.



The generated clock utilization report can generate placement constraints for the currently placed clock resources. You can use these constraints to preserve the placement of clock resources for future iterations of the design, by using the -write xdc option.



**IMPORTANT:** For Ultrascale devices, if the intent is to recreate the current clock placement then use the BUFGCE LOC properties from the written XDC file. However, if the intent is to use the constraints as a starting point for the clocking architecture, while allowing the Vivado Design Suite some flexibility in placing clock resources, use the equivalent CLOCK\_REGION properties instead of the BUFGCE LOC properties.

By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

report\_clock\_utilization [-file <arg>] [-append] [-write\_xdc <arg>] [-clock\_roots\_only] [-return\_string] [-name <arg>] [-quiet] [-verbose]

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-write\_xdc <filename> - (Optional) Output XDC location constraints for the various clock resources to the specified filename. If the path is not specified as part of the file name the file will be created in the current working directory, or the directory from which the tool was launched.

-clock\_roots\_only - (Optional) For UltraScale, and device architectures with clock roots, limit the report output to cover just the clock root assignments for each clock net.

**NOTE:** This option is not supported for Xilinx 7 series devices.

-return\_string - (Optional) Direct the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

-name <arg> - (Optional) The name of the Clock Utilization report view to display in the Vivado IDE when run in GUI mode. If the name has already been used in an open Report view, that view will be closed and a new report opened.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example returns information about the clock nets in the design and the clock resources utilized on the target device, and writes it to the specified file:

```
report clock utilization -file C:/Data/FPGA Design/clock util.txt
```

The following example reports the clock nets and clock resource utilization to the standard output, but writes the XDC location constraints to the specified file:

```
report_clock_utilization -write xdc clock util xdc.txt
```

**NOTE:** Because the path is not specified as part of the XDC file name, the file will be created in the current working directory, or the directory from which the tool was launched.

- create\_clock
- create\_generated\_clock



# report\_clocks

Report clocks.

## **Syntax**

report\_clocks [-file <arg>] [-append] [-return\_string] [-quiet]
[-verbose] [<clocks>]

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <clocks>]</clocks>	List of clocks Default: *

# **Categories**

Report, Timing

## Description

Returns a table showing all the clocks in a design, including propagated clocks, generated and auto-generated clocks, virtual clocks, and inverted clocks in the current synthesized or implemented design. More detailed information about each clock net can be obtained with the report clock utilization command.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

# **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<clocks> - (Optional) The clocks to match against the specified patterns. The default pattern is the wildcard '\*' which returns all clocks in the design. More than one pattern can be specified to find multiple clocks based on different search criteria.

## **Examples**

The following example returns the name, period, waveform, and sources of the clocks in the current design:

report clocks -file C:/Data/FPGA Design/clock out.txt

The following example reports the clocks in the design with "Clock" in the name:

report clocks \*Clock\*

- create clock
- create\_generated\_clock
- report\_clock\_utilization



# report\_compile\_order

Report the compile order by analyzing files and constructing a hierarchy.

## **Syntax**

```
report_compile_order [-fileset <arg>] [-missing_instances]
[-constraints] [-sources] [-used_in <arg>] [-file <arg>] [-append]
[-of objects <args>] [-quiet] [-verbose]
```

#### **Returns**

**Nothing** 

## **Usage**

Name	Description
[-fileset]	FileSet to parse to determine compile order
[-missing_instances]	Report missing instances in the design hierarchy
[-constraints]	Report the constraint compile order
[-sources]	Report the source compile order
[-used_in]	Specify the used in filter.
[-file]	Filename to output results to.
[-append]	Append output to existing file
[-of_objects]	Get 'file' objects of these types: 'file fileset ip reconfigmodule'.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Project** 

# Description

Report the compilation order of files in the various active filesets: constraints, design sources, and simulation sources.

This command returns the order of file processing for synthesis, implementation, and simulation. The report can be limited by specifying the fileset of interest with -fileset, or using the -constraints option or -sources option.

The -used\_in option lets you report the processing order of files used in Synthesis, Simulation, or one of the implementation steps, according to the value of the USED\_IN property.



By default the report is returned to the Tcl console, or standard output, but it can also be written to a file.

## **Arguments**

-of\_objects <args> - (Optional) Report the files that are associated with the specified filesets, sub-designs, or reconfiguration modules. The default is to search all filesets. When -compile\_order and -used\_in are specified, the -of\_objects switch will only accept a single fileset, or a single sub-design such as an IP core, Block Design, or DSP design. A sub-design is also known as a composite file.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

- -fileset <arg> (Optional) Limit the report to the specified fileset.
- -missing\_instances (Optional) Return the list of cells that are missing source files in the current or specified fileset.
- -constraints (Optional) Report the compilation order of the constraint files in the current design, including constraints for any IP in the design.
- -sources (Optional) Report the compilation order of files found in the sources\_1 fileset of design sources.
- -used\_in <arg> (Optional) Accepts one of the enumerated values of the USED\_IN property for files, and returns files matching the specified value. Valid values for this option include the following: synthesis, simulation, or implementation. Refer to the *Vivado Design Suite Properties Reference Guide (UG912)* for information on the USED\_IN property and its supported values.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example reports the compilation order of the active filesets in the current design:

report compile order



The following returns a list of cells with missing source files in the current design, and appends the report to the specified file:

report\_compile\_order -missing\_instances -file C:/Data/report1.txt -append

The following command lists the compile order of the files in the active constraint set:

report compile order -constraints

- current\_fileset
- get\_files
- update\_compile\_order



# report\_conditions

Print details of the given condition objects.

## **Syntax**

report\_conditions [-quiet] [-verbose] [<ConditionObjs>...]

#### Returns

Prints name, id, condition\_expression and commands of each condition object on the console

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <conditionobjs>]</conditionobjs>	ConditionObjs, id's or names

## **Categories**

Simulation

# **Description**

Report a specific simulation condition, or report all conditions in the current simulation. You must have an open simulation for this command to return anything.

Conditions can be defined prior to starting the simulation. When a condition is added, the simulator evaluates the condition expression anytime a signal change is detected. When a specified condition expression becomes TRUE, the condition commands are run.

This command returns the condition identifier, expression, commands, and names of conditions, or returns an error if the command fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<ConditionObjs> - (Optional) Specifies one or more condition identifiers in the current
simulation to report. The condition identifiers are returned by the add\_condition command
when the condition is defined. BY default the command reports all conditions.

# **Examples**

The following example reports conditions in the current simulation. The condition identifier, expression, commands, and names are reported:

```
report conditions
#2: condition2
    Expression: {/testbench/reset == 0 }
    Command:
               {
puts "Condition Reset was encountered at [current time]. \
  Stopping simulation."
stop }
    Name:
               resetLow
#3: condition3
    Expression: {/testbench/leds n == X000 }
               {
puts "Condition LED Unknown was encountered at [current time]. \
  Stopping simulation."
stop }
    Name: ledUnknown
```

- add condition
- remove\_conditions



# report\_config\_timing

Report settings affecting timing analysis.

## **Syntax**

```
report_config_timing [-file <arg>] [-append] [-name <arg>]
[-return_string] [-all] [-no_header] [-rpx <arg>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Output the results to file
[-append]	Append the results to file, don't overwrite the results file
[-name]	Output the results to GUI panel with this name
[-return_string]	return report as string
[-all]	report all configuration settings (by default, only the typically important settings are reported
[-no_header]	do not generate a report header
[-rpx]	Filename to output interactive results to.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing

# **Description**

Report the configuration of timing constraints of the current design.

By default the report is abbreviated, containing only a few key timing constraints. Use the -all argument to return all timing related configuration.



## **Arguments**

-file <arg> - (Optional) Write the timing constraints configuration report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-name <arg> - (Optional) The name of the results to output to the GUI.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-all - (Optional) Reports the state of all timing related attributes and constraints in the design. By default, only a limited set of important timing attributes is reported.

-no\_header - (Optional) Disables the report header. By default the report includes a header that lists:

- Report Type timer\_configuration.
- Design The top module of the design.
- Part The device, package, and speed grade of the target part.
- Version The version of software used to create the report
- Date The date of the report.
- Command The command options used to create the report.

-rpx <arg> - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example reports the current timing configuration, returns the information as a string, and sets that string into the specified Tcl variable:

set timeConfig [report\_config\_timing -all -no\_header -return\_string]
puts \$timeConfig

#### See Also

delete\_timing\_results



# report\_control\_sets

Report the unique control sets in design.

## **Syntax**

```
report_control_sets [-file <arg>] [-append] [-sort_by <args>] [-cells
<args>] [-return string] [-quiet] [-verbose]
```

#### **Returns**

Report

#### **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append to existing file
[-sort_by]	Sort criterion: can be used only when -verbose is used. Options are clk, clkEn, set. Ex: report_control_sets -verbose -sort_by {clk clkEn}
[-cells]	Cells/bel_instances for which to report control sets
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report

## **Description**

Report the control sets of the current design.

Control sets are the list of control signals (Clock, CE, SR) for SLICE registers and LUTs. Registers must belong to the same control set in order to be packed into the same device resource. Registers without a control signal cannot be packed into devices with registers having control signals. A high number of control sets can cause difficulty fitting the device and can cause routing congestion and timing issues.

By default the report\_control\_sets command returns an abbreviated report indicating only the number of unique control sets. However, the -verbose arguments returns a detailed report of all control sets, for either the whole design or for the specified cells.



## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-sort\_by <args> - (Optional) Sort the detailed report generated by the -verbose argument according to the specified criteria. Valid sort criteria are: clk, clkEn, and set.

**NOTE:** The -sort by argument is used with -verbose.

-cells <args> - (Optional) Report control sets for the specified cell objects.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example reports the control sets of the current design, sorted by the clk and clkEn signals:

```
report control sets -verbose -sort by {clk clkEn}
```

The following example reports the control sets of the specified cells, sorted by clk and set:

report control sets -verbose -sort by {clk set} -cells [get cells usb\*]



# report\_datasheet

Report data sheet.

## **Syntax**

```
report_datasheet [-significant_digits <arg>] [-file <arg>] [-append]
[-return_string] [-sort_by <arg>] [-name <arg>] [-show_all_corners]
[-show_oe_timing] [-group <args>] [-rpx <arg>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 3
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	return report as string
[-sort_by]	Sorting order: Values: clock, port Default: clock
[-name]	Output the results to GUI panel with this name
[-show_all_corners]	provide all corners
[-show_oe_timing]	show output enable (tristate) timing
[-group]	List of output ports for skew calculation
[-rpx]	Filename to output interactive results to.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing

## Description

Create a "datasheet" report for the current design. Reports setup and hold times of input I/Os in relation to clocks, max/min delays from clocks to output pads, skews of input/ output buses.



The datasheet report has the timing characteristics of a design at the package balls/pads, including the package trace flight times. To disable flight times use the following command:

```
config timing_analysis -disable_flight_delays true
```

The source synchronous output skew can be automatically calculated by the Vivado Design Suite by using the <code>-group</code> switch for <code>report\_datasheet</code> and grouping together all the ports of the data bus including the sourced clock output port. The sourced clock output port must be first in the group list. For example:

## **Arguments**

- -significant\_digits <arg> (Optional) Number of digits to display from 0 to 3. The
  default is 3.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

- -sort\_by [ port | clock ] (Optional) Sorting order. Valid values are clock or port. The default is to sort the report by clocks.
- -name <arg> (Optional) The name of the Datasheet report view to display in the Vivado IDE when run in GUI mode. If the name has already been used in an open Report view, that view will be closed and a new report opened.
- -show all corners (Optional) Report all process corners.
- -show\_oe\_timing (Optional) Report max and min values for paths using output enable, showing both ON and OFF states.
- -group [get\_ports {xxx1 xxx2 ... xxxN}] (Optional) Allows you to define your own custom group of ports for analysis. This option requires a list of port objects as returned by the get\_ports command. The first port in the list will be used as the reference for skew calculation. In most cases, this will be a clock port of a source synchronous output interface. Multiple groups can be specified, each with its own reference clock port. When -group is not specified the timer automatically finds the group of output ports based on the launching clock, and reports skew based on that clock.



-rpx <arg> - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example returns the datasheet sorted by ports, for all process corners:

```
report datasheet -sort by port -show all corners
```

The following example reports the datasheet with the skew calculation for two groups of ports, with the first port of each group providing the reference for the skew calculation for that group. In this example, CLK0OUT is the forwarded clock for DATA0-4 and CLK1OUT is the forwarded clock for DATA4-7:

```
report_datasheet -file ds.txt -group [get_ports \
    {CLK0OUT DATA0 DATA1 DATA2 DATA3}] \
    -group [get ports {CLK1OUT DATA4 DATA5 DATA6 DATA7}]
```

#### See Also

get\_ports



# report\_debug\_core

Report details on debug cores.

## **Syntax**

report\_debug\_core [-file <arg>] [-append] [-return\_string] [-quiet]
[-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	Return report as a string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Debug

# Description

Writes a report of the various Vivado device tool debug cores in the current project, and the parameters of those cores. Debug cores can be added to a project using the create debug core command.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

# **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Return report as a string. This argument can not be used with the -file argument.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example writes the debug core report to the specified file name at the specified location:

report\_debug\_core -file C:/Data/FPGA\_Design/project\_1\_cores.txt

#### See Also

create\_debug\_core



# report\_design\_analysis

Report Design Analysis.

## **Syntax**

report\_design\_analysis [-file <arg>] [-append] [-return\_string]
[-complexity] [-cells <args>] [-bounding\_boxes <args>]
[-hierarchical\_depth <arg>] [-congestion] [-timing] [-setup]
[-hold] [-show\_all] [-full\_logical\_pin] [-routed\_vs\_estimated]
[-logic\_level\_distribution] [-logic\_level\_dist\_paths <arg>]
[-return\_timing\_paths] [-of\_timing\_paths <args>] [-max\_paths <arg>]
[-extend] [-end\_point\_clock <arg>] [-logic\_levels <arg>] [-name <arg>]
[-no pr attribute] [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	Return report as string
[-complexity]	Finds the interconnection complexity (Rent) of the design
[-cells]	Report interconnection complexity (Rent) of given list of cells
[-bounding_boxes]	Report interconnection complexity (Rent) for given list of bounding boxes Default: empty
[-hierarchical_depth]	Hierarchical depth option for -complexity Default: 1
[-congestion]	Reports congestion of the design
[-timing]	Reports characteristics of critical path
[-setup]	Reports characteristics of critical SETUP path
[-hold]	Reports characteristics of critical HOLD path
[-show_all]	Adds more characteristics to the timing characteristics report
[-full_logical_pin]	Display hierarchical pin names in the report
[-routed_vs_estimated]	Reports relevant characteristics of critical path in estimated mode
[-logic_level_distribution]	Reports logic level distribution



Name	Description
[-logic_level_dist_paths]	Number of critical paths for analyzing logic level distribution used along with -logic_level_distribution Default: 1000
[-return_timing_paths]	Returns timing path objects
[-of_timing_paths]	Reports characteristics for these paths
[-max_paths]	Number of paths to consider for -timing option Default: 1
[-extend]	Reports characteristics of worst path before the start point of critical path and worst path after the end of the critical path
[-end_point_clock]	Returns timing path objects filtered by a particular endpoint clock name as passed to this option
[-logic_levels]	Returns timing path objects bucketed under the bin name as passed to this option
[-name]	Output the results to GUI panel with this name
[-no_pr_attribute]	Report without PR attributes
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing

# **Description**

Provides timing data on critical path characteristics and complexity of the design to help identify and analyze problem areas that are subject to timing closure issues and routing congestion. For more information on this command refer to the *Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906)*.

The report\_design\_analysis command currently has three modes of operation:

- Timing: reports timing and physical characteristics of timing paths.
- Complexity: analyzes the design for routing complexity and LUT distribution.
- Congestion: analyzes the design for routing congestion.

In timing mode, the command calls the static timing engine to analyze critical path data and report the characteristics of each path. The path characteristics include important elements such as clock skew, placement obstacles such as crossing clock regions, and physical constraints such as Pblocks and LOCs. The list of paths can be extended to include a number of top critical paths or specific paths can be analyzed by providing timing path objects to the command. The reports can also be extended to show the paths preceding and following the critical path.

The following are definitions of the characteristics of the paths reported in timing mode:

- PATH TYPE: either SETUP or HOLD.
- REQUIREMENT: delay requirement from static timing analysis.
- PATH DELAY: data path delay from static timing analysis.



- LOGIC DELAY: the portion of the PATH DELAY attributed to logic on the path.
- NET DELAY: the portion of the PATH DELAY attributed to wires on the path. Note that the net delay is based on the estimated or actual routing delay as specified by the set\_delay\_model command.
- CLOCK SKEW: difference in delay between the source and destination clocks.
- SLACK: path timing slack from static timing analysis.
- CLOCK RELATIONSHIP: SAME\_CLOCK or RELATED\_CLOCK. Helps identify potentially missed inter-clock constraints.
- TIMING EXCEPTION: the timing exceptions, like set\_false\_path or set multicycle path, that are assigned to the path.
- LOGIC LEVELS: number of logic levels between the source and destination, reported when the -logic\_level\_distribution is specified.
- LOGICAL PATH: shorthand notation showing the ordered list of cells in the path including the start point and end point.

**NOTE:** For Partial Reconfiguration (PR) designs, the logical path is appended to identify the cell as belonging to a reconfigurable partition (:RP#), or to the static region of the design (:S). A translation table at the bottom of the report maps :RP# to a specific reconfigurable partition.

- START POINT CLOCK: the clock domain of the start point of the path.
- END POINT CLOCK: the clock domain of the end point of the path.
- START POINT PIN PRIMITIVE: the library cell and pin of the start point of the path.
- END POINT PIN PRIMITIVE: the library cell and pin of the end point of the path.
- START POINT PIN: the instance and pin name of the start point.
- END POINT PIN: the instance and pin name of the end point.
- COMB DSP: number of combinational DSP blocks in the path.
- DOA REG: the number of DOA registers on the path.
- DOB REG: the number of DOB registers on the path.
- MREG: the number of MREG registers on the path.
- PREG: the number of PREG registers on the path.
- BRAM CROSSINGS: number of block RAM columns traversed by the path.
- DSP CROSSINGS: number of DSP block columns traversed by the path.
- IO CROSSINGS: number of IO columns traversed by the path.
- CONFIG CROSSINGS: the number of CONFIG tile traversed by the path.
- SLR CROSSINGS: number of SLRs traversed by the path.
- BOUNDING BOX SIZE: the rectangular area covered by the critical path, measured in RPM GRID units which are based on the device RPM\_X (horizontal) and RPM\_Y (vertical) site coordinates. Since different sites (slices, DSP, block RAM, etc.) have different sizes, each site has unique RPM\_X and RPM\_Y properties to pinpoint its location within the device.
- CLOCK REGION DISTANCE: An ordered pair showing the number of clock regions traversed in the horizontal and vertical directions from path startpoint to endpoint. Minimizing clock region crossings can improve critical path delay and clock skew.
  - Example 1: A critical path begins in clock region X1Y1 and ends in clock region X3Y3, resulting in a CLOCK\_REGION\_DISTANCE of (2, 2).



- Example 2: a critical path begins in clock region X2Y1 and ends in X0Y0, resulting in a CLOCK\_REGION\_DISTANCE of (-2, -1).
- PBLOCKS: number of Pblocks traversed by the path.
- HIGH FANOUT: the greatest fanout of a net in the path.
- CUMULATIVE FANOUT: the total fanout on the path.
- DONT TOUCH: number of cells in the path with DONT\_TOUCH value of TRUE. A value of TRUE for DONT\_TOUCH on a cell prevents it from being optimized, disabling potentially beneficial optimizations such as phys\_opt\_design replication.
- MARK DEBUG: number of cells in the path with a MARK\_DEBUG value of TRUE. By default
  a net with MARK\_DEBUG has DONT\_TOUCH set to TRUE which disables optimization on
  that net. The DONT\_TOUCH can be set to FALSE to enable optimization and potentially
  improve timing.
- FIXED LOC: number of placed cells in the path with an IS\_LOC\_FIXED value of TRUE. FIXED cells cannot be moved by either place\_design or phys\_opt\_design.
- FIXED ROUTE: number of routed nets in the path with IS\_ROUTE\_FIXED value of TRUE. FIXED routes cannot be ripped up and rerouted by route\_design.
- HOLD FIX DETOUR: the amount of routing detour provided to fix hold timing to post-route critical paths.
- COMBINED LUT PAIRS: number of LUT cells in the path that have been combined with other LUT cells into the same LUT BEL to use both the O6 and O5 outputs. LUT cells that have been combined with LUTNM, HLUTNM, or SOFT\_HLUTNM can be uncombined and re-placed by setting their HLUTNM properties to an empty string. This allows exploring LUT combining and un-combining effects on timing and congestion reduction.
- The following fields are reported for Partial Reconfiguration (PR) designs. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.
  - PR PATH TYPE: Specifies the path as being completely in the static region, completely in a reconfigurable partition (RP), or as crossing the boundary between regions. The delay elements for the timing path are also broken down between the regions.
  - STATIC CROSSINGS: Reports the number of times a reconfigurable partition (RP) path crosses into the static region.
  - RP CROSSINGS: Reports the number of times a static region path crosses into a reconfigurable partition (RP) region.
  - BOUNDARY FANOUT: Reports the fanout of a boundary path at the PPLOC to its downstream loads.

In complexity mode, the command performs complexity analysis of the current design and reports the Rent Exponent which is a measure of complexity, the Average Fanout, and a Primitive Histogram. The analysis can be performed on the top-level design or recursively on hierarchical levels of the design, with the ability to control the level of recursion.



The following are definitions of the characteristics reported in complexity mode:

- Rent: The Rent exponent, as defined by Rent's rule, is a measure of interconnect complexity in a netlist. Higher Rent indicates higher complexity and greater difficulty to avoid routing congestion. Most designs have a Rent in the 0.5 to 0.6 range. A Rent value of 0.65 is considered high and 0.85 is considered very high.
- Average Fanout: This is the average fanout of a logic cell in the design, excluding global buffers. Higher average fanout may result in more difficulty for placement and routing. While absolute values may not predict difficultly, relative values between designs or between hierarchical levels may be more indicative.
- Primitive Histogram: This displays the totals of certain primitive types used in the design. A high Rent may be caused by a predominance of LUT6 cells. If there are many more LUT6 than other size LUTs, the Rent may be reduced by adopting a more area-focused synthesis strategy.



**TIP:** The complexity characteristics may not always predict routing congestion but can be used to pinpoint problem areas when congestion issues occur.

In congestion mode the command analyzes the design and provides metrics to help you alleviate routing congestion. Using the results from the report\_design\_analysis command, you can change placement to avoid specific routing hot spots.

The command returns the file created, or returns the analysis results to the Tcl console, or returns an error if it fails.

## **Arguments**

-file <arg> - (Optional) Write the analysis results into the specified file. The specified file will be overwritten if one already exists unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-complexity - (Optional) Perform complexity analysis of the design and report the Rent Exponent, Average Fanout, and Primitive Histogram.



**TIP:** The -complexity option can be specified with -cells and -hierarchical\_depth to control the analysis of the design or cells.

-cells <arg> - (Optional) Specify the cells to use when analyzing complexity. Requires the -complexity option. Cells should be hierarchical modules of the design. Use this option to specify a cell other than the top cell for analysis. Cells can be specified by name, or as objects returned by the get\_cells command. Cannot be used with -hierarchical\_depth.



-bounding\_boxes <args> - (Optional) Specify regions of the device to analyze for complexity. This limits the area and reduces the time required for analysis. The argument is specified as a pair of device tiles representing the "lower-left:upper-right" corners of the bounding box. Multiple windows can be specified as follows:

```
-bounding_boxes { "CLE_M_X21Y239:CLEL_R_X28Y254" \ "CLEL R X18Y171:CLE M X26Y186" }
```



**IMPORTANT:** A space is required between the '{' and the start of the bounding box as shown above.

- -hierarchical\_depth <arg> (Optional) Specify that the complexity analysis should be performed on the hierarchy of the design, rather than just the top-level of the design, or the specified cell. In this case, the hierarchy of the design or cell will be examined to the specified depth. The default setting is 1. Requires the -complexity option.
- -congestion (Optional) Reports the vertical and horizontal routing congestion of the placed design on a per tile basis. This option can only be run after implementation, or after place\_design. Congestion analysis is performed on the whole design, even if -cells is specified for complexity analysis.
- -timing (Optional) Runs design analysis in timing mode, to report setup and hold characteristics of critical paths. This is the default analysis run by the report\_design\_analysis command when no other options are specified.



**TIP:** The -timing option can be specified with -setup, -hold, -of\_timing\_paths, -max\_paths, and -extend, but can not be used with -cells or -hierarchical\_depth.

- -setup (Optional) Limit the reporting scope to only setup path characteristics. Requires the -timing option.
- -hold (Optional) Limit the reporting scope to only hold path characteristics. Requires the -timing option.



**IMPORTANT:** When -hold is used with the -extend option this generates two side-by-side reports: the setup report showing the worst setup paths on the left, and the corresponding hold report for those paths on the right. This shows hold characteristics side-by-side with the setup characteristics of the same start and endpoints to make it easier to see if hold and setup fixing are affecting one another.

- -full\_logical\_pin (Optional) Output the full hierarchical pin name in the design analysis report.
- $\verb|-routed_vs_estimated||$  (Optional) Reports the estimated vs. actual routed delays side-by-side for the same path.



**IMPORTANT:** This requires the set\_delay\_model -interconnect to be set to actual in order to provide both the estimated and actual delays.



-logic\_level\_distribution - (Optional) Reports logic-level distribution of the -timing report to help identify the longer paths in the design. The logic levels distribution can be very runtime intensive so it is not reported by default.



**TIP:** Remember that  $-logic\_level\_distribution$  is performed on critical timing paths identified by the -timing option. If the purpose of analysis is to identify all of the paths with the greatest number of logic levels in the design, you can use  $-of\_timing\_paths$  with the  $get\_timing\_paths$  command to define the timing paths of interest. In addition, you can use the LOGIC\_LEVELS property on timing paths to obtain this information.

-logic\_level\_dist\_paths <arg> - (Optional) This option can be specified with
-logic\_level\_distribution to specify the number of critical paths for analyzing logic
level distribution. Specified as a value greater than or equal to 1. The default is 1000 paths.

-return\_timing\_paths - (Optional) This must be used with the -end\_point\_clock and -logic\_levels options. Directs the report\_design\_analysis command to return timing\_path objects as well as the analysis report. The timing\_path objects can be passed to other analysis commands that take timing paths such as report\_timing, or even passed to the -of timing paths option of a second report design analysis command.



**TIP:** If -return\_timing\_paths is specified, -timing will be disabled so that no timing results are returned. If no timing paths match the specified options, the command will return the message "No timing paths returned".

-of\_timing\_paths <args> - (Optional) Specify a list of timing path objects for analysis.
Requires the -timing option. The command will report characteristics of the specified paths instead of the most critical paths. You can use the get\_timing\_paths command to provide the timing path objects for -of timing paths.

-max\_paths <arg> - Specify the number of paths to report for critical path analysis. The default number of critical paths analyzed is 1. Requires the -timing option.

-extend - (Optional) Perform an extended setup analysis of the critical paths. The hold analysis is not performed. Requires the -timing option. Three paths are reported for an extended analysis:

- The path ending at critical path start point.
- The critical path.
- The path starting at critical path endpoint.

-end\_point\_clock <arg> - (Optional) This must be used with the -return\_timing\_paths
and -logic\_levels options. This specifies the return of timing paths with the specified end
point clock domain, and with the specified logic levels. The clock can be specified by name, or
as an object returned by the get clocks command.

-logic\_levels <arg> - (Optional) This must be used with the -return\_timing\_paths and -end\_point\_clock options. This specifies the return of timing paths with the specified end point clock domain, and with the specified logic levels. You can specify one logic level as it relates to the Logic Level bins reported by the -logic\_level\_distribution option: 0, 1, 2, 3....{11-15}, {16-20}.

-name <arg> - (Optional) The name of the Design Analysis Report view to display in the tool GUI mode. If the name has already been used in an open Report view, that view will be closed and a new report opened.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example performs complexity analysis of the two specified cells:

```
report design analysis -complexity -cells {cpuEngine fftEngine}
```

The following example performs complexity analysis of the specified bounding boxes:

The following example provides an extended analysis of the worst critical path from the Block RAMs in the design:

```
report_design_analysis -timing -of_timing_paths \
    [get timing paths -from [all rams]]
```

The following example performs complexity analysis for the specified cell, to a depth of two hierarchical levels, and performs timing and congestion analysis on the design:

```
report_design_analysis -complexity -hierarchical_depth 2
  -timing -setup -hold -max_paths 10 -logic_level_distribution \
  -logic level dist paths 20 -congestion
```

The following example uses the report\_design\_analysis command to return the timing paths with the specified end point clock and logic levels, and passes those paths to the report\_timing command for analysis:

```
report_timing -of_objects [report_design_analysis
  -end_point_clock clk_rx_clk_core -logic_levels 11-15 \
  -timing -return_timing_paths]
```

- config\_design\_analysis
- get cells
- get\_timing\_paths
- place\_design
- report\_timing
- report\_timing\_summary
- set\_delay\_model
- set\_false\_path
- set\_multicycle\_path



# report\_disable\_timing

Report disabled timing arcs.

## **Syntax**

report\_disable\_timing [-user\_disabled] [-column\_style <arg>] [-file
<arg>] [-append] [-return string] [-quiet] [-verbose]

#### Returns

**Nothing** 

## **Usage**

Name	Description
[-user_disabled]	report only user disabled arcs
[-column_style]	style for path report columns: Values: variable_width, anchor_left Default: variable_width
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing

## **Description**

Displays a report of timing paths that will be excluded from timing analysis in the current synthesized or implemented design.

The format of the report is organized into columns for "Cell or Port" to define the object associated with the timing path, "From" and "To" to define the timing path, the condition, and the reason for excluding the path from timing. The various reasons for exclusion are as follows:

- constraint set\_disable\_timing constraint is specified
- constant Logic constant
- loop Breaks a logic loop
- bidirect instance path Feedback path through bidirectional instances
- bidirect net path Feedback path on nets with bidirectional pins



**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

#### **Arguments**

-user\_disabled - (Optional) Report only the timing arcs that have been disabled by the user with the set disable timing command.

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example reports all timing paths that will not be included in timing analysis:

```
report disable timing
```

The following example outputs the disable timing report as a string, stores it in a variable, and then puts it to the display:

```
set bad_time [report_disable_timing -return_string]
puts $bad time
```

- report\_timing
- set\_disable\_timing



# report\_drc

Run DRC.

## **Syntax**

report\_drc [-name <arg>] [-upgrade\_cw] [-checks <args>] [-ruledecks
<args>] [-file <arg>] [-rpx <arg>] [-append] [-return\_string] [-quiet]
[-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-name]	Output the results to GUI panel with this name
[-upgrade_cw]	Specifies if report_drc should upgrade all CRITICAL_WARNING violations to ERROR.
[-checks]	DRC checks (see get_drc_checks for available checks)
[-ruledecks]	Containers of DRC rule checks Default: default
[-file]	Filename to output results to. (send output to console if -file is not used)
[-rpx]	Report filename for persisted results.
[-append]	Append the results to file, do not overwrite the results file
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

DRC, Report, Timing

# **Description**

Check the current design against a specified set of design rule checks, or rule decks, and report any errors or violations that are found.



The report\_drc command requires an open design to check the design rules against. The command returns a report with the results of violations found by the design rule checks. Violations are returned as Vivado objects that can be listed with the get\_drc\_violations command, and are associated with cells, pins, ports, nets, and sites in the current design. You can get the cells, nets, and other design objects that are associated with DRC violation objects, using the -of objects option of the get\_cells command for instance.



**TIP:** The report\_drc can be multi-threaded to speed the process. Refer to the set\_param command for more information on setting the general.maxThreads parameter.

The Vivado tools include a large number of predefined design rule checks to be used by the report\_drc command. Use the get\_drc\_checks command to list the currently defined design rule checks. You can also create new custom design rule checks using the create drc check command.

A rule deck is a collection of design rule checks grouped for convenience, to be run at different stages of the FPGA design flow, such as during I/O planning or placement. The tool comes with a set of factory defined rule decks, but you can also create new user-defined rule decks with the create\_drc\_ruledeck command. Use the get\_drc\_ruledecks command to return a list of the currently defined rule decks available for use in the report\_drc command.

The report\_drc command runs a default rule deck when the -checks or -ruledeck options are not specified. Creating a user-defined DRC automatically adds the new design rule check to the default rule deck.

DRC rules can be enabled or disabled using the IS\_ENABLED property on the rule check object. If a rule IS\_ENABLED false, the rule will not be run by the report\_drc command, whether it is specified directly using -checks, or indirectly with -ruledeck.



**TIP:** You can reset the properties of a DRC rule to the factory default settings using the reset drc check command.

You can reset the current results of the report\_drc command, clearing any found violations, using the reset drc command.

# **Arguments**

- -name <arg> (Optional) The name to assign to the results when run in GUI mode.
- -upgrade cw <arg> (Optional) Report all found Critical Warnings as Errors for this report.
- -checks <args> (Optional) A list of rule checks to run the DRC report against. All specified rules will be checked against the current design. Rules are listed by their group name or full key. Using the -checks option creates a temporary user-defined rule deck, with the specified design rule checks, and uses the temporary rule deck for the run.

**NOTE:** -ruledeck and -checks cannot be used together.

-ruledecks <arg> - (Optional) The name of one or more DRC rule decks. A rule deck is a list of DRC rule check names. You can provide the name of a factory DRC rule deck or a user-defined rule deck. The report\_drc command checks the design against the rules that are added to the given rule deck. Custom rule decks can be defined using the create\_drc\_ruledeck command. Use the get\_drc\_ruledecks command to list the currently defined rule decks.



-file <arg> - (Optional) Write the DRC report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-rpx <arg> - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example lists the available rule decks. The results include all factory rule decks and all user-defined rule decks.

```
get drc ruledecks
```

The following example returns the list of DRC rules defined in the specified rule deck:

```
get drc checks -of objects [get drc ruledecks placer checks]
```

The following examples run the specified DRC rule deck and rules against the current design, and writes the results to the specified file:

```
report_drc -ruledecks placer_checks -file C:/Data/DRC_Rpt1.txt
report_drc -checks {IOCNT-1 IOPCPR-1 IOPCMGT-1 IOCTMGT-1 IODIR-1} \
    -file C:/Data/DRC Rpt1.txt -append
```

**NOTE:** The -append option adds the result of the second report\_drc command to the specified file.



- create\_drc\_check
- create\_drc\_ruledeck
- create\_drc\_violation
- get\_cells
- get\_drc\_checks
- get\_drc\_ruledecks
- get\_drc\_violations
- get\_nets
- get\_pins
- get\_ports
- get\_sites
- reset\_drc
- reset\_drc\_check
- set\_param



# report\_drivers

Print drivers along with current driving values for an HDL wire or signal object.

## **Syntax**

```
report drivers [-quiet] [-verbose] <hdl object>
```

#### Returns

**Nothing** 

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_object></hdl_object>	Which hdl_object to report

# **Categories**

Simulation

# Description

The report\_drivers command prints the name and value of the driving signal, as well as the current value of a signal type HDL object.

Use this command to determine what signal or process is driving the value on a specific HDL signal, or net object. A driver of a signal is the statement in the HDL source file that is performing assignment to the signal.

The output format of report drivers is as follows:

```
Drivers for <hdl_object>
     <Value of HDL Object>: Net <Hierarchical name of the probed signal>
          [ Declared Net : <The declared signal to which the probed signal is connected>]
          <Value of Driver> : Driver <Hierarchical name of the HDL process containing
the driver> at <file name>:line number>
```

**NOTE:** The Declared Net is returned when the probed signal name is different from the hierarchical name of the actual declared signal due to the current scope of the simulation. Each bit of the declared net is printed for the probed signal.

The values of signals returned by the report\_drivers command depend on the state of the simulation. In the following example, the report is run before and after simulation:

```
current_scope /testbench/dut
report_drivers leds_n[3:0]
```



```
Drivers for /testbench/dut/LEDS n[3:0]
  0 : Net /testbench/dut/LEDS n[0]
     Declared Net : /testbench/leds n[3]
     0: Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187 0: Driver /testbench/dut/line__186 at C:/Data/sources/sinegen_demo.vhd:186 0: Driver /testbench/dut/line__185 at C:/Data/sources/sinegen_demo.vhd:185
     0 : Driver /testbench/dut/line_184 at C:/Data/sources/sinegen_demo.vhd:184
  0 : Net /testbench/dut/LEDS n[1]
     Declared Net : /testbench/leds n[2]
     0 : Driver /testbench/dut/line 187 at C:/Data/sources/sinegen demo.vhd:187
     0 : Driver /testbench/dut/line 186 at C:/Data/sources/sinegen_demo.vhd:186
     0 : Driver /testbench/dut/line 185 at C:/Data/sources/sinegen demo.vhd:185
     0 : Driver /testbench/dut/line 184 at C:/Data/sources/sinegen demo.vhd:184
  0 : Net /testbench/dut/LEDS n[2]
     Declared Net : /testbench/leds n[1]
     0: Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187
1: Driver /testbench/dut/line__186 at C:/Data/sources/sinegen_demo.vhd:186
1: Driver /testbench/dut/line__185 at C:/Data/sources/sinegen_demo.vhd:185
1: Driver /testbench/dut/line__184 at C:/Data/sources/sinegen_demo.vhd:184
  X : Net /testbench/dut/LEDS n[3]
     Declared Net : /testbench/leds n[0]
     0 : Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187
     0 : Driver /testbench/dut/line__186 at C:/Data/sources/sinegen_demo.vhd:186
     0 : Driver /testbench/dut/line__185 at C:/Data/sources/sinegen_demo.vhd:185
     0 : Driver /testbench/dut/line 184 at C:/Data/sources/sinegen demo.vhd:184
run all
report drivers leds n[3:0]
Drivers for /testbench/dut/LEDS n[3:0]
  0 : Net /testbench/dut/LEDS n[0]
     Declared Net : /testbench/leds n[3]
     0: Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187 0: Driver /testbench/dut/line__186 at C:/Data/sources/sinegen_demo.vhd:186 0: Driver /testbench/dut/line__185 at C:/Data/sources/sinegen_demo.vhd:185
     0 : Driver /testbench/dut/line__184 at C:/Data/sources/sinegen_demo.vhd:184
  1 : Net /testbench/dut/LEDS n[1]
     Declared Net : /testbench/leds n[2]
     0 : Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187
     0 : Driver /testbench/dut/line 186 at C:/Data/sources/sinegen demo.vhd:186
     0 : Driver /testbench/dut/line__185 at C:/Data/sources/sinegen_demo.vhd:185
     0 : Driver /testbench/dut/line 184 at C:/Data/sources/sinegen demo.vhd:184
  0 : Net /testbench/dut/LEDS n[2]
     Declared Net : /testbench/leds n[1]
     1: Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187
1: Driver /testbench/dut/line__186 at C:/Data/sources/sinegen_demo.vhd:186
1: Driver /testbench/dut/line__185 at C:/Data/sources/sinegen_demo.vhd:185
1: Driver /testbench/dut/line__184 at C:/Data/sources/sinegen_demo.vhd:184
  0 : Net /testbench/dut/LEDS n[3]
     Declared Net : /testbench/leds n[0]
     0 : Driver /testbench/dut/line__187 at C:/Data/sources/sinegen_demo.vhd:187
     0 : Driver /testbench/dut/line 186 at C:/Data/sources/sinegen demo.vhd:186
     1 : Driver /testbench/dut/line 185 at C:/Data/sources/sinegen demo.vhd:185
     0 : Driver /testbench/dut/line 184 at C:/Data/sources/sinegen demo.vhd:184
```

**NOTE:** Notice the declared net is reported, because the current scope of the simulation is set to a different level than the top-level of the test bench.



This command returns a report of the drivers on the specified objects, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl\_objects> - Report the drivers of the specified VHDL signals or Verilog wires. The HDL objects can be specified by name, or returned by the get objects command.

## **Examples**

The following example reports the drivers for the HDL objects returned by the <code>get\_objects</code> command:

report\_drivers [get\_objects leds\_n]

- current\_scope
- get\_objects



# report\_environment

Report system information.

## **Syntax**

```
report_environment [-file <arg>] [-format <arg>] [-append]
[-return string] [-quiet] [-verbose]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Write system information to specified file.
[-format]	Specifies how to format the report. Default is 'text', another option is 'xml'. Only applies if -file is used. If xml output is used, -append is not allowed. Default: text
[-append]	Append report to existing file
[-return_string]	Return report content as a string value
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

## **Description**

Report the details of the system environment that the tool is running under. The details of the environment report include: operating system version, CPU, memory, available disk space, and specific settings of various environment variables.

The default is to write the report to the standard output. However, the report can be written to a file instead.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



<code>-format</code> [ <code>text</code> | xml ] - (Optional) The default format of the output report is text. You can also output an XML report. XML output is only valid when <code>-file</code> is specified, and cannot be used with <code>-append</code>.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the current environment to the specified file:

report\_environment -file C:/Data/toolEnv.txt



# report\_exceptions

Report timing exceptions.

## **Syntax**

#### Returns

Nothing

## **Usage**

Name	Description
[-from]	From pins, ports, cells or clocks
[-rise_from]	Rising from pins, ports, cells or clocks
[-fall_from]	Falling from pins, ports, cells or clocks
[-to]	To pins, ports, cells or clocks
[-rise_to]	Rising to pins, ports, cells or clocks
[-fall_to]	Falling to pins, ports, cells or clocks
[-through]	Through pins, ports, cells or nets
[-rise_through]	Rising through pins, ports, cells or nets
[-fall_through]	Falling through pins, ports, cells or nets
[-ignored]	only report exceptions which are ignored
[-summary]	report a summary of all exceptions
[-coverage]	report the coverage of all timing exceptions
[-ignored_objects]	report the list of ignored startpoints and endpoints
[-write_merged_exceptions]	Write merged timing exceptions
[-write_valid_exceptions]	Write timing exceptions with the valid objects only
[-no_header]	Do not generate a report header
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	return report as string
[-quiet]	Ignore command errors



Name	Description
[-verbose]	Suspend message limits during command execution

## **Categories**

Report, Timing

## **Description**

Report all timing exceptions applied to setup and hold checks defined by timing constraints in the current design, or report the exceptions on the specified timing paths.

Timing exceptions can be defined by timing constraints such as set\_false\_path or set multicycle path that change the default assumptions for timing paths in the design.

The exceptions are reported to the standard output by default, but can be redirected to a file or to a Tcl string variable.

## **Arguments**

- -from <args> (Optional) A list of start points on the timing path to report exceptions on.
- -rise\_from <args> (Optional) A list of the start points on the timing path to report exceptions on the rising-edge of the path.
- -fall\_from <args> (Optional) A list of the start points on the timing path to report exceptions on the falling-edge of the path.



**IMPORTANT:** Using the report\_exceptions command with -from/-through/-to options only matches timing exceptions that have been defined with the same -from/-through/-to command line options. The specified patterns can be different but the cell, pin, and port objects must also be the same to be reported as an exception.

- -to <args> (Optional) A list of the end points for the timing path to report exceptions on.
- -rise\_to <args> (Optional) A list of the end points on the timing path to report exceptions on the rising-edge of the path.
- -fall\_to <args> (Optional) A list of the end points on the timing path to report exceptions on the falling-edge of the path.
- -through <args> (Optional) A list of pins, cell, or nets through which the timing path passes.
- -rise\_through <args> (Optional) A list of pins, cell, or nets through which the rising-edge timing path passes.
- -fall\_through <args> (Optional) Specifies the list of pins, cell, or nets through which the falling-edge timing path passes.
- -ignored (Optional) Report timing path exceptions in the current design that are ignored by the Vivado timing engine. Ignored constraints could be the result of an incorrectly defined constraint, or of missing design objects.
- -summary (Optional) Report a summary of all timing exceptions.



- -coverage (Optional) Report the coverage of all timing exceptions.
- -ignored\_objects (Optional) Report the start points and endpoint objects that are part of timing path exceptions, and ignored by the timing engine.
- -write\_valid\_exceptions (Optional) Write only the valid timing exceptions to the report. Valid exceptions have valid start points and endpoints.
- -write\_merged\_exceptions (Optional) Write the merged timing exceptions. Merged timing exceptions include both the valid and invalid timing exceptions.
- -no header (Optional) Do not write a header to the report.
- -file <arg> (Optional) Write the report into the specified file. By default the timing exceptions are reported to the standard output, or the Tcl console. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

This example reports all timing exceptions in the current design:

report exceptions

This example reports all timing exceptions ignored or overridden in the current design:

report exceptions -ignored



### See Also

- create\_clock
- create\_generated\_clock
- report\_timing
- report\_timing\_summary
- set\_false\_path
- set\_input\_delay
- set\_max\_delay
- set\_min\_delay
- set\_multicycle\_path
- set\_output\_delay

1160



# report\_high\_fanout\_nets

Report high fanout nets.

## **Syntax**

report\_high\_fanout\_nets [-file <arg>] [-format <arg>]
[-append] [-ascending] [-timing] [-histogram] [-load\_types]
[-clock\_regions] [-slr] [-max\_nets <arg>] [-fanout\_greater\_than <arg>]
[-fanout\_lesser\_than <arg>] [-name <arg>] [-cells <args>] [-clocks
<args>] [-return\_string] [-quiet] [-verbose]

#### **Returns**

Report

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-format]	Specifies how to format the report: text, xml. Default is 'text'. Only applies if -file is used. If xml output is used, -append is not allowed. Default: text
[-append]	Append to existing file
[-ascending]	Report nets in ascending order
[-timing]	Report worst slack and worst delay values on nets
[-histogram]	Report histogram for high fanout nets
[-load_types]	Report load details
[-clock_regions]	Report clock region wise load distribution
[-slr]	Report SLR wise load distribution
[-max_nets]	Number of nets for which report is to be generated Default: 10
[-fanout_greater_than]	Report nets that have fanout greater than or equal to the specified integer, default 1 Default: 1
[-fanout_lesser_than]	Report nets that have fanout less than or equal to the specified integer, default INT_MAX Default: INT_MAX
[-name]	Output the results to GUI panel with this name
[-cells]	Report the nets of the specified cells
[-clocks]	Report the nets of the specified clocks
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



## **Categories**

Report, Timing

## Description

Report the fanout of nets in the design, starting with the highest fanout nets, and working down. Options allow you to control various aspects of the report.

This command can be run on an implemented design, or on the synthesized netlist. However, the results will be more complete on the implemented design.

The command returns the fanout report of nets in the design, or returns an error if it fails.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

- -format [ text | xml ] (Optional) The default format of the output report is text. You can also output an XML report. XML output is only valid when -file is specified, and cannot be used with -append.
- -append (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -ascending (Optional) Report nets in ascending order.
- -timing (Optional) Add timing data to the report to display the worst slack (WNS) and worst delay on high fanout nets.

**NOTE:** The -timing option will slow the run time of report\_high\_fanout\_nets, and is not supported for use with -histogram.

-histogram - (Optional) Format the report as a histogram showing the number of fanouts, and the number and percentage of nets with that many fanouts in the design.

**NOTE:** This option cannot be used with with the following options: -ascending, -timing, -load\_types, -clock\_regions, -slr, -max\_nets.

- -load\_types (Optional) Reports the various load types on the net sorted in two different ways: by load types (data/clock/set/reset...) and by device resource at which loads are placed (Slices/IO...). When report\_high\_fanout\_nets is run on the unplaced synthesized design only the load type is reported.
- -clock\_regions (Optional) Report the load distribution across clock regions. This option can only be used after placement, and reports the clock regions the various loads on the net are located in.
- -slr (Optional) Report the load distribution across SLRs. This option can only be used after placement, and reports the SLRs that various loads on the net are located in, after placement.



- -max nets <arg> (Optional) Number of nets to report. Default: 10
- -fanout\_greater\_than <arg> (Optional) Report only nets that have fanout greater than or equal to the specified limit. The value can be specified as an integer, with a default value of 1.
- -fanout\_lesser\_than <arg> (Optional) Report only nets that have fanout less than or equal to the specified limit. The value can be specified as an integer, with a default value of INT MAX.
- -name <arg> (Optional) The name of the High Fanout Nets Report view to display in the Vivado IDE when run in GUI mode. If the name has already been used in an open Report view, that view will be closed and a new report opened.
- -cells <args> (Optional) Report the nets attached to the specified cell instances in the design.
- -return\_string (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following example reports the top 100 nets with fanouts greater than 50 loads:

```
report high fanout nets -fanout greater than 50 -max nets 100
```

This example reports a histogram of nets with fanouts less than 10 loads, and returns the results to a string stored as a Tcl variable:

```
set myRep [report_high_fanout_nets -histogram \
    -fanout_lesser_than 10 -return_string ]
```

#### See Also

get\_cells



# report\_hw\_axi\_txn

Report formatted hardware AXI Transaction data.

## **Syntax**

```
report_hw_axi_txn [-w <arg>] [-t <arg>] [-quiet] [-verbose]
<hw_axi_txns>...
```

#### Returns

Nothing

### **Usage**

Name	Description
[-w]	Output data bytes per output line. Default: 8
[-t]	d[SIZE] signed decimal, SIZE bytes per integer, b[SIZE] binary, SIZE bytes per integer, o[SIZE] octal, SIZE bytes per integer, u[SIZE] unsigned decimal, SIZE bytes per integer, x[SIZE] hexadecimal, SIZE bytes per integer Default: x4 (4-bytes in hex)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_axi_txns></hw_axi_txns>	hardware AXI Transaction object to report

## **Categories**

Hardware

## Description

Report the results of the specified AXI transactions on the JTAG to AXI Master, hw\_axi.

You can use this command after <code>creating hw\_axi\_txn</code> objects on existing hw\_axi objects, and then running the hw\_axi to exercise the defined transaction.

The JTAG to AXI Master core can only be controlled using Tcl commands. You can issue AXI read and write transactions using the <code>create\_hw\_axi\_txns</code> command. However, before issuing these commands, it is important to reset the JTAG to AXI Master core using the <code>reset hw axi command</code>.

This command reports the transaction data in the specified format, or returns an error if it fails.

## **Arguments**

-w arg - (optional) The number of data bytes per output line. The default is 8 bytes per line.



-t arg - (Optional) Specify the form and size of the output data. The accepted values for formatting the transaction data are:

- d[SIZE] signed decimal, SIZE bytes per integer
- b[SIZE] binary, SIZE bytes per integer
- o[SIZE] octal, SIZE bytes per integer
- u[SIZE] unsigned decimal, SIZE bytes per integer
- x[SIZE] hexadecimal, SIZE bytes per integer
- The default output format is x4, or 4-bytes in hex.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_axi\_txns"> - (Required) The hw\_axi\_txn objects to report. The hw\_axi\_txn must be specified as an object returned by the get hw axi txns command.</a>

## **Example**

This example resets the hw\_axi core to a known state from which to begin running AXI transactions; then creates an AXI transaction associated with the hw\_axi to read the contents of the first four locations of the AXI core; then runs the hw\_axi to process the transactions associated with the core; and finally reports the data read from the transaction:

```
reset_hw_axi [get_hw_axis hw_axi_1]
create_hw_axi_txn read_txn [get_hw_axis hw_axi_1] -type READ \
    -address 00000000 -size 32 -len 4 -cache 3 -id 0 -rst 1
run_hw_axi [get_hw_axi_txns [get_hw_axis})
report hw axi txn [get hw axi txns read txn]
```

This example creates AXI read and write transactions, runs the hw\_axi, and reports on the results:

```
create_hw_axi_txn wr_txn [lindex [get_hw_axis] 0] -address 80000000 \
-data {11112222 33334444 55556666 77778888} -len 4 -type write
create_hw_axi_txn rd_txn [lindex [get_hw_axis] 0] -address 80000000 \
-len 4 -type read

run_hw_axi [get_hw_axi_txns wr_txn]
set wr_report [report_hw_axi_txn wr_txn -w 32]
puts $wr_report

run_hw_axi [get_hw_axi_txns rd_txn]
set rd_report [report_hw_axi_txn rd_txn -w 32]
puts $rd_report

close_hw_target;
disconnect_hw_server;
```



- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- reset\_hw\_axi



# report\_hw\_mig

Report formatted hardware MIG calibration status and margin data.

## **Syntax**

```
report_hw_mig [-file <arg>] [-append] [-return_string] [-quiet]
[-verbose] <hw objects>
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	file name (including full path) to output the report results to
[-append]	set this option to append the report results to a file
[-return_string]	set this option to have report results return as a string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_objects></hw_objects>	hardware mig objects

## **Categories**

Report, Hardware

## Description

Report formatted information on memory IP hardware configuration, calibration, and margin. Does not include the graphical margin scan plots that are available within the Vivado logic analyzer, or Vivado Lab Edition.

In the Vivado tools, memory controllers implemented into a design are associated with hw\_mig objects. These hw\_mig objects let you verify the calibration, read, and write window margins in your memory interface design. You can use the hardware manager GUI to check the calibration status, verify the read margin for both rising and falling edges of the clock, and write margin for both simple and complex patterns, or DQS. You can also use an ILA core to verify the data integrity for the read and write operations.

This command returns the reported data, or returns an error if it fails.



### **Arguments**

-file <arg> - (Optional) Write the report into the specified file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_objects">- (Optional) Inputs can be any hw\_mig, hw\_device, hw\_target, or hw\_server objects">- (Optional) Inputs can be any hw\_mig, hw\_device, hw\_target, or hw\_server object.</a>

**NOTE:** The objects must be specified using the appropriate <code>get\_hw\_xxx</code> command, for instance <code>get\_hw\_migs</code>, rather than specified by name.

## **Examples**

The following example generates the report on the hw\_mig objects and outputs to the text file specified:

report hw mig -file C:/Data/hw mig report.txt [get hw migs]

- commit\_hw\_mig
- current\_hw\_device
- get\_hw\_migs
- implement\_mig\_cores
- refresh\_hw\_mig
- set\_property



# report\_hw\_targets

Report properties on hardware objects.

### **Syntax**

report hw targets [-quiet] [-verbose]

#### Returns

Hardware objects

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Hardware

## Description

This command returns properties related to the configuration of all hw\_targets on the current\_hw\_server object. The information reported by this command includes:

- Server Property Information: The properties of the current\_hw\_server, including HOST and PORT.
- Target Property Information: Reported for each target on the hw\_server, including NAME, FREQUENCY, DEVICE\_COUNT, and SVF.
- Device Property Information: Reported for each device on a specific hw\_target, including PART, ID CODE, IR LENGTH, MASK, PROGRAMMING and PROBES FILE.

This command returns the requested information if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

# **Examples**

The following example reports the property information for all targets on the connected hw\_server:

report\_hw\_targets

- connect\_hw\_server
- create\_hw\_target
- get\_hw\_targets



# report\_incremental\_reuse

Compute achievable incremental reuse for the given design-checkpoint and report.

## **Syntax**

report\_incremental\_reuse [-file <arg>] [-name <arg>] [-append] [-cells
<args>] [-hierarchical] [-hierarchical depth <arg>] [-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-name]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append to existing file
[-cells]	Report incremental reuse of given list of cells
[-hierarchical]	Generates text-based hierarchical incremental reuse report.
[-hierarchical_depth]	Specifies the depth level for textual hierachical incremental reuse report Default: 0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

## Description

For use with the incremental compilation flow, this command reports on the amount of design overlap between the current design and an incremental checkpoint loaded using the read\_checkpoint -incremental command.

This report analyzes the loaded incremental checkpoint against the current design to see if the two are sufficiently correlated to drive incremental placement and routing. A low correlation between the current design and the checkpoint should discourage using the checkpoint as a basis for incremental place and route. Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information on incremental place and route.



If there is a low correlation of reuse between the current design and the loaded incremental checkpoint, you will need to restore the original design using <code>open\_run</code> or <code>read\_checkpoint</code>. Alternatively, you can overload the incremental checkpoint in the current design by issuing the <code>read\_checkpoint -incremental</code> command again to specify a new incremental checkpoint.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified. By default, the report will be written to the Tcl console.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -name <arg> (Optional) The name to assign to the results when run in GUI mode.
- -cells <args> (Optional) Specifies the cells to use from the DCP file.
- -hierarchical (Optional) Generate a text-based hierarchical incremental reuse report.
- -hierarchical\_depth <arg> (Optional) Specifies the depth level for the text-based hierarchical incremental reuse report. The default is 0.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example loads an incremental checkpoint into the current design, and then reports the correlation of the loaded incremental checkpoint to the current design:

read\_checkpoint -incremental C:/Data/reuse\_checkpoint1.dcp
report incremental reuse

- open\_run
- place\_design
- read\_checkpoint
- route\_design



## report\_io

Display information about all the IO sites on the device.

## **Syntax**

```
report_io [-file <arg>] [-name <arg>] [-append] [-format <arg>]
[-return string] [-quiet] [-verbose]
```

#### Returns

Report

### **Usage**

Name	Description
[-file]	Filename to output results to. Send output to console if -file is not used.
[-name]	Output the results to GUI panel with this name
[-append]	Append to existing file
[-format]	Specifies how to format the report: text, xml. Default is 'text'. Only applies if -file is used. If xml output is used, -append is not allowed. Default: text
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

## **Description**

Report details of the IO banks of the current design. Details include device specific information such as target part, package, and speed grade, and also provides information related to each pin on the device.

This command returns the requested report, or returns an error if it fails.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



- -name <arg> (Optional) The name to assign to the reported results when run in GUI mode.
- -append (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option. It cannot be specified with -format XML.

-format [ xml | text ] - (Optional) Specifies the format of the output as either XML, or an ASCII text file. The default output is text.

**NOTE:** The format applies when -file is specified, but is otherwise ignored.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the IO blocks of the current design:

report\_io

#### See Also

report\_route\_status



# report\_ip\_status

Report on the status of the IP instances in the project.

## **Syntax**

report\_ip\_status [-name <arg>] [-file <arg>] [-append] [-return\_string]
[-quiet] [-verbose]

#### Returns

True for success

#### **Usage**

Name	Description
[-name]	Output the results to GUI panel with this name Values: The name of the GUI dialog
[-file]	Filename to output results to (send output to console if -file is not used) Values: The report filename
[-append]	Append to existing file
[-return_string]	Return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**IPFlow** 

## **Description**

This command examines the IP cores in the current project, and reports the state of the IP with regard to the latest IP catalog. The following information is included in the IP Status report:

- Instance Name The name of the IP core in the current project.
- IP Status A description of the state of the IP in the current project.
- Recommendation A recommended action based on the status.
- Lock Status An explanation of the lock status of the IP in the current project.
- Change Log A reference to the change log for the IP update in the catalog. This will provide a description of the changes in the latest IP.
- IP Name The name of the IP core in the catalog.
- IP Version The version of the IP in use in the current project.
- New Version The latest version of the IP in the catalog.



- New license The license status for the new IP version.
- Original Part The original part associated with the IP in the catalog.

IP cores that are out of date, or locked, may need to be upgraded and the output products regenerated. Refer to the *Vivado Design Suite User Guide: Designing with IP (UG896)* for more information.

The report\_ip\_status command checks the available licenses on the local machine, or on the license server, for all IP cores in the current project. If a license can be found, the license information is printed. If the license cannot be found, this information is also printed.

This command returns the IP status report, or returns an error if it fails.

## **Arguments**

- -name <arg> (Optional) The name to assign to the results when run in GUI mode.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the IP status to the specified file, appending the results if the file already exists:

report ip status -file C:/Data/reports/ip status.txt -append

- get\_ips
- import\_ip
- read\_ip
- upgrade\_ip



# report\_methodology

Methodology Checks.

## **Syntax**

report\_methodology [-name <arg>] [-checks <args>] [-file <arg>] [-rpx <arg>] [-append] [-return string] [-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-name]	Output the results to GUI panel with this name
[-checks]	Report Methodology checks (see get_methodology_checks for available checks)
[-file]	Filename to output results to. (send output to console if -file is not used)
[-rpx]	Report filename for persisted results.
[-append]	Append the results to file, do not overwrite the results file
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Methodology, Report, Timing

## **Description**

Check the current design against a specified set of methodology checks and report any errors or violations that are found.

Methodology checks are a special class of design rule checks (DRC) that are accessible through this separate Tcl command. The methodology checks are a necessary part of the design flow, and should be considered mandatory after implementation and prior to generating the bitstream.



**TIP:** Other than their availability through the separate report\_methodology command, the checks are standard design rule checks in every other way.



The report\_methodology command requires an open design to check the design rules against. The command returns a report with the results of violations found by the design rule checks. Violations are returned as Vivado objects that can be listed with the get\_drc\_violations command, and are associated with cells, pins, ports, nets, and sites in the current design. You can get the cells, nets, and other design objects that are associated with methodology violation objects, using the -of\_objects option of the get\_cells command for instance.

The report\_methodology command runs two default rule decks, or you can use the -checks option to specify the set of checks to run. Methodology checks can also be enabled or disabled in the default rule decks using the IS ENABLED property on the rule check object:

set\_property IS\_ENABLED FALSE [get\_drc\_checks PDRC-190]

If a rule IS\_ENABLED false, the rule will not be run by the report\_methodology command.



**TIP:** You can reset the properties of a methodology rule to the factory default settings using the reset drc check command.

You can reset the current results of the report\_methodology command, clearing any found violations, using the reset\_methodology command.

## **Arguments**

-name <arg> - (Optional) The name to assign to the results when run in GUI mode.

-checks <args> - (Optional) A list of rule checks to run the methodology report against. All specified rules will be checked against the current design. Rules are listed by their group name or full key. Using the -checks option creates a temporary user-defined rule deck, with the specified design rule checks, and uses the temporary rule deck for the run.

-file <arg> - (Optional) Write the methodology report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-rpx <arg> - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following examples run the default methodology checks against the current design, and writes the results to the specified file:

report methodology -file C:/Data/methodology Rpt1.txt -append

**NOTE:** The -append option adds the result to the specified file.

- get\_methodology\_checks
- get\_methodology\_violations
- report\_drc



# report\_objects

Print details of the given hdl objects (variable, signal, wire, or reg).

## **Syntax**

```
report objects [-quiet] [-verbose] [<hdl objects>...]
```

#### Returns

Print name, type, data\_type of the HDL objects on console in textual format

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hdl_objects>]</hdl_objects>	The hdl_objects to report. Default is report_objects [get_objects *]

## **Categories**

Simulation

## **Description**

The report\_objects command reports the type, name, and language of the specified HDL objects to the Tcl Console or Tcl shell. You must have an open simulation to use this command.

This command returns a brief description of the specified objects. Use the describe command to return more detailed information.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event. HDL constants include Verilog parameters and localparams, and VHDL generic and constants.

The command returns the HDL object type, the name, and the code type (Verilog/VHDL) for each object, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl\_objects> - (Optional) Specifies the objects to report. The default command reports all objects found in the current scope of the simulation, or current\_scope.

**NOTE:** Objects can be specified by name, or returned as objects by the <code>get\_objects</code> command.

## **Examples**

The following example shows how the specified objects reported depend upon the current scope of the simulation:

This example reports the specified HDL objects of the current simulation scope:

```
report objects [get objects GPIO*]
```

- current\_scope
- describe
- get\_objects



# report\_operating\_conditions

Get operating conditions values for power estimation.

## **Syntax**

report\_operating\_conditions [-voltage <args>] [-grade] [-process]
[-junction\_temp] [-ambient\_temp] [-thetaja] [-thetasa] [-airflow]
[-heatsink] [-thetajb] [-board] [-board\_temp] [-board\_layers] [-all]
[-file <arg>] [-return\_string] [-append] [-quiet] [-verbose]

#### Returns

Nothing

## **Usage**

Name	Description
[-voltage]	Gets voltage value. Supported voltage supplies vary by family.
[-grade]	Temperature grade. Supported values vary by family.
[-process]	Gets process
[-junction_temp]	Junction Temperature (C): auto degC
[-ambient_temp]	Ambient Temperature (C): default degC
[-thetaja]	ThetaJA (C/W): auto degC/W
[-thetasa]	Gets ThetaSA
[-airflow]	Airflow (LFM): 0 to 750
[-heatsink]	Gets dimensions of heatsink
[-thetajb]	Gets ThetaJB
[-board]	Board type: jedec, small, medium, large, custom
[-board_temp]	Board Temperature degC
[-board_layers]	Board layers: 4to7, 8to11, 12to15, 16+
[-all]	Gets all operating conditions listed in this help message
[-file]	Filename to output results to. (send output to console if -file is not used)
[-return_string]	return operating conditions as string
[-append]	append operating conditions to end of file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



## **Categories**

Report

## Description

Displays the real-world operating conditions that are used when performing analysis of the design.

The environmental operating conditions of the device are used for power analysis when running the report\_power command, but are not used during timing analysis. The values of operating conditions can be defined by the set operating conditions command.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

## **Arguments**

- -voltage (Optional) Report the list of voltage pairs. Supported voltage supplies vary by family.
- -grade (Optional) Report the temperature grade of the target device
- -process (Optional) Report the manufacturing process characteristics to be assumed.
- -junction temp (Optional) Report the device junction temperature used for modeling
- -ambient temp (Optional) Reports the environment ambient temperature
- -thetaja (Optional) Report the Theta-JA thermal resistance used for modeling
- -thetasa (Optional) Report the Theta-SA thermal resistance used for modeling
- -airflow (Optional) Report the Linear Feet Per Minute (LFM) airflow to be used for modeling.
- -heatsink (Optional) Report the heatsink type to be used for modeling.
- -thetajb (Optional) Report the Theta-JB thermal resistance used for modeling
- -board (Optional) Report the board size to be used for modeling.
- -board\_temp (Optional) Report the board temperature in degrees Centigrade to be used for modeling.
- -board layers (Optional) Report the number of board layers to be used for modeling
- -all (Optional) Report the current values of all operating conditions. Use this to avoid having to report each condition separately.
- -file <arg> (Optional) Write the report into the specified file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

Specify an industrial temperature grade device with an ambient temperature of 75 degrees C and then write those settings to a file on disk.

```
set_operating_conditions -grade industrial -junction_temp 75
report_operating_conditions -grade -junction_temp -return_string -file \
~/conditions.txt
```

#### See Also

set\_operating\_conditions



## report\_param

Get information about all parameters.

## **Syntax**

report\_param [-file <arg>] [-append] [-non\_default] [-return\_string]
[-quiet] [-verbose] [<pattern>]

#### **Returns**

Param report

## **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-non_default]	Report only params that are set to a non default value
[-return_string]	Return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <pattern>]</pattern>	Display params matching pattern Default: *

## **Categories**

PropertyAndParameter, Report

## **Description**

Gets a list of all user-definable parameters, the current value, and a description of what the parameter configures or controls.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pattern> - (Optional) Match parameters against the specified pattern. The default pattern
is the wildcard '\*' which gets all user-definable parameters.

## **Examples**

The following example returns the name, value, and description of all user-definable parameters:

report param

The following example returns the name, value, and description of user-definable parameters that match the specified search pattern:

report param \*coll\*

- get\_param
- list param
- reset\_param
- set\_param



# report\_phys\_opt

Report details of Physical Synthesis transformations.

## **Syntax**

report\_phys\_opt [-file <arg>] [-append] [-return\_string] [-quiet]
[-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-file]	Output file
[-append]	Append the results to file
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

## **Description**

Reports the results of the fanout driver replication and load redistribution optimizations performed by the phys opt design command.

## **Arguments**

-file <arg> - (Optional) Write the physical optimization report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.



-return\_string - (Optional) Directs the output of the report to a Tcl string. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the physical optimizations performed in the current design by the phys\_opt\_design command:

report phys opt -file C:/Data/physOpt Report.txt

#### See Also

phys\_opt\_design



# report\_pipeline\_analysis

Perform pipeline register insertion analysis and display report.

# **Syntax**

report\_pipeline\_analysis [-cells <args>] [-verbose] [-clocks
<args>] [-file <arg>] [-include\_paths\_to\_pipeline] [-append]
[-max\_added\_latency <arg>] [-report\_loops] [-quiet]

#### **Returns**

Nothing

# **Usage**

Name	Description
[-cells]	Analyze each of the specified hierarchical cells separately and ignore feedback loops external to the cells.
[-verbose]	Suspend message limits during command execution
[-clocks]	Filter report output to show only the specified clocks
[-file]	Filename to output results to. (send output to console if -file is not used)
[-include_paths_to_pipeline]	Report paths to cut. (only available if -file is used)
[-append]	Append to existing file
[-max_added_latency]	Maximum extra latency that can be inserted into the system (0 = unlimited). Default: 100
[-report_loops]	Report loop information as well
[-quiet]	Ignore command errors

# **Categories**

Tools, Tcl

# **Description**

This command performs an analysis of a synthesized design, hypothetically inserting pipeline stages in the design and reports the potential frequency (Fmax) increase of each clock domain. The analysis includes a search for loops in the design, which may not be improved by pipelining, and determines if such loops are critical paths in the design.

Returns a table showing the pipeline stages and the Fmax improvement. The report begins with the original design and adds stages of latency (1, 2, ... ) until there is no further improvement in Fmax. This reports a theoretical upper limit to the frequency performance of the design.



The analysis is typically run on the un-placed synthesized netlist where the logical netlist structure determines the performance. The report can be run on the top-level design, or on out-of-context (OOC) sub-modules. This report confirms whether the design frequency can be increased, as well as how many pipeline registers must be added to the design to achieve the Fmax improvement.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file.

### **Arguments**

- -cells <args> (Optional) Perform pipeline analysis for the specified hierarchical cells. Specifying multiple cells causes the pipeline analysis report to be generated for each cell. The cells of interest can be specified by name, or returned as an object using the get\_cells command.
- -verbose <arg> (Optional) Specify the level of detail in the returned report. The argument can be specified with an integer value greater than 0.
- -clocks <args> (Optional) Specifies the clock domains to analyze when generating the report. If not specified, the timing paths for all clocks are analyzed. This limits results to paths groups involving the specified clock domains.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-include\_paths\_to\_pipeline - (Optional) Report recommendations for paths to pipeline in the current design.



**TIP:** The -file option must also be specified when this option is used.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -max\_added\_latency <arg> (Optional) Specify the additional levels of delay to add through pipeline insertion. The latency is specified as an integer from 1 to 100, representing the maximum number of pipeline stages to consider during the pipeline analysis. The default setting is 0, which directs the tool to insert pipeline delays until there is no further improvement in design performance. The tool analyzes the number of stages up to the specified limit, or until there is not further gain in Fmax.
- -report\_loops (Optional) Report the slowest path within a sequential feedback loop. These are paths starting from and ending at the same sequential cell, and may have zero, one, or more sequential cells in the feedback path. Sequential loops cannot be pipelined.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



# **Examples**

The following example returns the name, period, waveform, and sources of the clocks in the current design:

report\_pipeline\_analysis -file C:/Data/FPGA\_Design/pipeline\_report.txt

#### See Also

- get\_cells
- get\_clocks
- report\_cdc
- report\_design\_analysis



# report\_power

Run power estimation and display report.

# **Syntax**

report\_power [-no\_propagation] [-hier <arg>] [-vid] [-advisory]
[-file <arg>] [-name <arg>] [-format <arg>] [-xpe <arg>] [-l <arg>]
[-return string] [-append] [-rpx <arg>] [-quiet] [-verbose]

#### **Returns**

Nothing

# **Usage**

Name	Description
[-no_propagation]	Disables the propagation engine to estimate the switching activity of nets.
[-hier]	Hierarchy report style (logic, power, or all) Default: power
[-vid]	Voltage ID (VID) of device is used
[-advisory]	Dump power advisory text report
[-file]	Filename to output results to. (send output to console if -file is not used)
[-name]	Output the results to GUI panel with this name
[-format]	Format for the power estimation report: text, xml Default: text
[-xpe]	Output the results to XML file for importing into XPE
[-1]	Maximum number of lines to report in detailed reports (I >= 0) Default: 10
[-return_string]	return report as string
[-append]	append power report to end of file
[-rpx]	Filename to output interactive results to.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Power



# **Description**

Run power analysis on the current design, and report details of power consumption based on the current operating conditions of the device, and the switching rates of the design. The operating conditions can be set using the set\_operating\_conditions command. The switching activity can be defined using the set\_switching activity command.

Switching activity can also be read in from an SAIF file with the read\_saif command. The Vivado tool will annotate the design nodes with activity from the SAIF file and estimate power appropriately.

Power analysis requires an open synthesized design, or implemented design.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

# **Arguments**

- -no\_propagation (Optional) For all undefined nodes power analysis uses a vector-less propagation engine to estimate activity. This argument disables the propagation engine for a faster analysis of the design.
- -hier [ power | logic | all ] (Optional) Displays the summary power consumption for each level of design hierarchy (power), or the power broken-down for different logic elements of the hierarchy (logic), or both the power summary and the different logic elements of the design hierarchy (all). The default is power.
- -vid (Optional) Use the Voltage ID bit of the target device. Voltage identification is a form of adaptive voltage scaling (AVS) that enables certain devices in the Virtex®-7 family to be operated at a reduced voltage of 0.9V while delivering the same specified performance of a device operating at the nominal supply voltage of 1.0V. Voltage identification capable devices consume approximately 30% lower worst case (maximum) static power and correspondingly dissipate less heat.
- -advisory (Optional) Adds the Advisory table to the Power Report checking the design for abnormal switching activity on control signals. This is the same table produced by the Power Constraints Advisor feature in the Vivado IDE.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -format [ text | xml ] (Optional) The default format of the output report is text. You can also output an XML report. XML output is only valid when -file is specified, and cannot be used with -append.
- -name <arg> (Optional) Specifies the name of the results set to report the results to.
- -xpe <arg> (Optional) Output the results to an XML file for importing into the Xilinx® Power Estimator spreadsheet tool. Refer to Xilinx Power Estimator User Guide (UG440) for more information.



-1 <arg> - (Optional) Maximum number of lines to report in the Detailed Reports section. Valid values are greater than or equal to 0.

**NOTE:** This options also triggers additional levels of detail in the Detailed Report section that are not reported when -1 is not specified.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-rpx <arg> - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example performs power analysis, without net propagation, and writes the results to an XML file for use in XPE:

report power -no propagation -xpe C:/Data/design1.xpe

#### See Also

- read saif
- set\_switching\_activity
- set operating conditions



# report\_power\_opt

Report power optimizations.

# **Syntax**

```
report_power_opt [-cell <args>] [-file <arg>] [-format <arg>] [-name <arg>] [-append] [-return string] [-quiet] [-verbose]
```

#### **Returns**

Nothing

# **Usage**

Name	Description
[-cell]	list of instance names Default: empty
[-file]	output file
[-format]	Specifies how to format the report. Default is 'text', another option is 'xml'. Only applies if -file is used. If xml output is used, -append is not allowed. Default: text
[-name]	Output the results to GUI panel with this name
[-append]	append if existing file. Otherwise overwrite existing file.
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Power** 

# **Description**

Report power optimizations that have been performed on the design with the power\_opt\_design command.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

# **Arguments**

-cell <args> - (Optional) Report power optimization for the specified cell or cell instances. By default, the power optimizations performed on the whole design are reported.



-file <arg> - (Optional) Write the report into a file. The specified file will be overwritten
if one already exists.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

- format [ text | xml ] - (Optional) Specify the file format of the Power Optimization report when used with - file. The default file output is a text format file. The Vivado tool can also write an XML format file to allow for use by third party applications.

**NOTE:** When -format xml is specified, the -append option is not supported.

-name <arg> - (Optional) The name to assign to the Power Optimization report when the command is run in GUI mode.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option, and is not compatible with the XML format.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example reports the power optimizations performed on the current design, writing them to the specified file in an XML format:

report power opt -format xml -file C:/Data/power opt.xml

#### See Also

- power opt design
- report\_power



# report\_pr\_configuration\_analysis

Report reconfigurable partition analysis across multiple configurations.

# **Syntax**

report\_pr\_configuration\_analysis [-complexity] [-clocking] [-timing]
[-cells <args>] [-dcps <args>] [-rent] [-nworst <arg>] [-file <arg>]
[-quiet] [-verbose]

#### Returns

Nothing

# **Usage**

Name	Description
[-complexity]	Run complexity analysis
[-clocking]	Run clocking analysis
[-timing]	Run boundary net timing analysis
[-cells]	List of reconfigurable cell names
[-dcps]	List of design checkpoints for each reconfigurable cell. The order of dcps must match that of the -cells option.
[-rent]	Compute Rents component as part of complexity analysis. Runtime intensive for large designs.
[-nworst]	Specifies the N worst boundary paths. Default value : 10 Default: 10
[-file]	Filename to output results to. (send output to console if -file is not used)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report



# report\_property

Report properties of object.

# **Syntax**

report\_property [-all] [-class <arg>] [-return\_string] [-file <arg>]
[-append] [-regexp] [-quiet] [-verbose] [<object>] [<pattern>]

#### Returns

Property report

# **Usage**

Name	Description
[-all]	Report all properties of object even if not set
[-class]	Object type to query for properties. Not valid with <object></object>
[-return_string]	Set the result of running report_property in the Tcl interpreter's result variable
[-file]	Filename to output result to. Send output to console if -file is not used
[-append]	Append the results to file, don't overwrite the results file
[-regexp]	Pattern is treated as a regular expression
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <object>]</object>	Object to query for properties
[ <pattern>]</pattern>	Pattern to match properties against Default: *

# **Categories**

Object, PropertyAndParameter, Report

# **Description**

Gets the property name, property type, and property value for all of the properties on a specified object, or class of objects.

**NOTE:** list\_property also returns a list of all properties on an object, but does not include the property type or value.



You can specify objects for report\_property using the get\_\* series of commands to get a specific object. You can use the lindex command to return a specific object from a list of objects:

```
report property [lindex [get cells] 0]
```

However, if you are looking for the properties on a class of objects, you should use the -classoption instead of an actual object.

This command returns a report of properties on the object, or returns an error if it fails.

### **Arguments**

-all - (Optional) Return all of the properties for an object, even if the property value is not currently defined.

-class <arg> - (Optional) Return the properties of the specified class instead of a specific object. The class argument is case sensitive, and most class names are lower case.

**NOTE:** -class cannot be used together with an <object>.

-return\_string - (Optional) Directs the output to a Tcl string. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<object> - (Optional) A single object on which to report properties.

**NOTE:** If you specify multiple objects you will get an error.

<pattern> - (Optional) Match the available properties on the <object> or -class
against the specified search pattern. The <pattern> applies to the property name, and only
properties matching the specified pattern will be reported. The default pattern is the wildcard
'\*' which returns a list of all properties on the specified object.

**NOTE:** The search pattern is case sensitive, and most properties are UPPER case.



# **Examples**

The following example returns all properties of the specified object:

```
report property -all [get cells cpuEngine]
```

The following example returns the properties of the specified class of objects, rather than an actual object:

```
report property -class bel
```

The following example returns properties on the current hw\_device that match the specified pattern, specified as a regular expression:

```
report property [current hw device] -regexp .*PROG.*
```

To determine which properties are available for the different design objects supported by the tool, you can use multiple report\_property commands in sequence. The following example returns all properties of the specified current objects:

```
report_property -all [current_project]
report_property -all [current_fileset]
report_property -all [current_design]
report_property -all [current_run]
```

#### See Also

- create\_property
- current\_design
- current fileset
- current\_hw\_device
- current\_project
- current\_run
- get\_cells
- get\_property
- list\_property
- list\_property\_value
- reset\_property
- set\_property



# report\_pulse\_width

Report pulse width check.

# **Syntax**

report\_pulse\_width [-file <arg>] [-append] [-name <arg>]
[-return\_string] [-warn\_on\_violation] [-all\_violators]
[-significant\_digits <arg>] [-limit <arg>] [-min\_period] [-max\_period]
[-low\_pulse] [-high\_pulse] [-max\_skew] [-clocks <args>] [-no\_header]
[-rpx <arg>] [-quiet] [-verbose] [<objects>]

#### Returns

Nothing

# **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-name]	Results name in which to store output
[-return_string]	return report as string
[-warn_on_violation]	issue a critical warning when the report contains a timing violation
[-all_violators]	Only report pins/ports where check violations occur
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 3
[-limit]	Number of checks of a particular type to report per clock: Default is 1 Default: 1
[-min_period]	Only report min period checks
[-max_period]	Only report max period checks
[-low_pulse]	Only report min low pulse width checks
[-high_pulse]	Only report min high pulse width checks
[-max_skew]	Only report max skew checks
[-clocks]	List of clocks for which to report min pulse width/min period checks
[-no_header]	List of clocks for which to report min pulse width/min period checks
[-rpx]	Filename to output interactive results to.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



Name	Description
[ <objects>]</objects>	List of objects to check min pulse width with

# **Categories**

Report, Timing

# **Description**

Reports the pulse width of the specified clock signals in the clock network and upon reaching the flip-flop. This command also performs high pulse width checking, using maximum delay for the rising edge and minimum delay for the falling edge of the clock. Performs low pulse width checking using minimum delay for the rising edge, and maximum delay for the falling edge. This results in a worst case analysis for the current Synthesis or Implemented Design because it assumes worst-case delays for both rising and falling edges. This command also reports the maximum skew, or maximum timing separation allowed between clock signals.

The report includes minimum pulse width, maximum pulse width, low pulse width, high pulse width, and max skew checks by default. However, selecting a specific check will disable the other checks unless they are also specified.

The default report is returned to the standard output, but can be redirected to a file, or to a Tcl string variable for further processing. The report is returned to the standard output by default, unless the -file, -return string, or -name arguments are specified.

# **Arguments**

-file <arg> - (Optional) Write the report into the specified file. If the specified file already exists, it will be overwritten by the new report, unless the -append option is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -name <arg> (Optional) Specifies the name of the results set for the GUI. Pulse Width reports in the GUI can be deleted by the delete\_timing\_results command.
- -return\_string (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

- -warn\_on\_violation (Optional) Specify that a Critical Warning will be generated by the Vivado Design Suite when the report contains a violation.
- -all violators (Optional) Report only the <objects> where violations are found.
- -significant\_digits <arg> (Optional) The number of significant digits in the output results. The valid range is 0 to 3. The default setting is 2 significant digits.



- -limit < arg > (Optional) The number of checks of a particular type to report per clock. This is a value >= 1, and the default is 1.
- -min period (Optional) Report minimum period checks.
- -max period (Optional) Report maximum period checks.
- -low pulse (Optional) Report minimum low pulse width checks.
- -high pulse (Optional) Report minimum high pulse width checks.
- -max skew (Optional) Check the skew constraints between two clock pins.

**NOTE:** The default of the report\_pulse\_width command is to report min\_period, max\_period, low\_pulse, high\_pulse, and max\_skew. Specifying one or more of these options configures the command to only report the specified checks.

- -clocks <arg> (Optional) Clocks to report pulse width and period checks. All clocks are checked if the -clocks option is not specified.
- -no\_header (Optional) Eliminate the report header from the results. This can be especially useful when returning the results as a string with -return string.
- -rpx <arg> (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Optional) The pin objects to report the pulse width from. All pins are checked if no <objects> are specified.

# **Examples**

The following example performs the minimum period and low pulse width check, returning the results to a named results set in the GUI:

report pulse width -min period -low pulse -name timing 1

#### See Also

delete\_timing\_results



# report\_qor\_suggestions

Recommend QoR Suggestions.

# **Syntax**

report\_qor\_suggestions [-file <arg>] [-append] [-return\_string]
[-all\_checks] [-max\_paths <arg>] [-output\_dir <arg>]
[-evaluate pipelining] [-no split] [-quiet] [-verbose]

#### **Returns**

Nothing

### **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	Return report as string
[-all_checks]	Report all QoR suggestion checks in QoR suggestions summary table
[-max_paths]	Number of paths to consider for suggestion analysis Default: 100
[-output_dir]	Target output directory for command generated files Default: empty
[-evaluate_pipelining]	Generate DSP/BRAM pipelining xdc file
[-no_split]	Report without spliting the lines in tables
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing



# **Description**

Report design and tool option changes related to improving the quality of results (QOR) as it relates to the timing of critical paths in the current design. The report includes timing constraint suggestions to improve the timing results. The included suggestions can be written to XDC files when run with the -output dir option.

**NOTE:** The goal of improved timing may not align with other design goals such as lowering power, verifying a design checklist, or implementing methodology fixes.

The report includes the following sections:

- Design Suggestions Summary: A summary of the findings or suggestions of each of the detailed reports.
- Power Optimized BRAM: Report if the enable logic for the BRAM can be moved to the data path without increasing logic levels, and with sufficient slack available on the data path to accommodate the added enable logic delay.
- Critical Paths Ending at Control Pins: For critical paths ending at the control pins of flip-flops, report if the control pin logic can be moved to the data path without increasing logic levels, and with sufficient slack available on the data path to accommodate the added control pin logic delay.
- Critical Nets Replication: Recommend running physical synthesis before placement to replicate nets driven by LUTs and driving the enable pin of BRAMs, nets in the critical path having fanout greater than 100, and nets driving pins of a large number of macros (BRAM/DSP).
- BRAM/DSP Pipelining: Suggest pipelining options for BRAM and DSPs based on current register configurations.
- High Clock Skew: For critical timing paths with high clock skew, suggest using
   -gated\_clock\_conversion auto for synth\_design if a LUT or flop is present in
   the clocking circuit. If the flop is driven by BUFGCE then suggest using BUFGCE\_DIV. For
   unbalanced source and destination clocks, suggest balancing the circuits.
- Unrealistic Constraints: For tight timing constraints, for example a high number of logic levels with less than 500 ps per logic level, suggest using device/speed-grade specific combinations. Also recommend more timing budget allocated for big blocks.
- LUT Collapsing: In the case of small LUTs followed by another small LUT, these should get collapsed during synthesis. If not, look for MARK\_DEBUG properties that prevent LUT combining, and suggest removing. Check if lUTs are from different hierarchy, suggest opt\_design -directive AddRemap. Also look for opportunity to manually replicate LUTs that are driving multiple logic cones to facilitate LUT collapsing.
- SRLs in Critical Paths: Report SRLs in negative slack setup paths based on criticality.
- Congestion: In placement congested regions, when observing high LUT combining or high usage of MUXF\*, suggest re-running synthesis with <code>-directive</code>
  AlternateRoutability. When observing that the Reset net is driving a high number of reset pins without a BUFG, from a congested routing region, suggest adding a BUFG so the net can use clock routing resources to reduce congestion.
- Control Sets: Suggest strategies for improving driver replication, eliminating max fanout, or reducing the number of control sets.
- Synthesis and Optimization Strategies: Suggest recommended combinations of synthesis and optimization strategies which may yield better results.
- Implementation Strategies: Suggest recommended Implementation strategies and options which may yield better results.



# **Arguments**

-file <arg> - (Optional) Write the QOR report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-all\_checks - (Optional) Report all QoR suggestion checks in QoR suggestions summary table.

-max\_paths <arg> - (Optional) Specify the number of critical paths to analyze. The default is the 100 worst timing paths.

-output\_dir <arg> - (Optional) Specify a directory to write timing constraint files (XDC)
generated by the report\_qor\_suggestions command. If the -output\_dir is not
specified, the timing suggestions are not written to XDC files.

-evaluate pipelining - (Optional) Generate DSP/BRAM pipelining XDC file.

-no split - (Optional) Do not split the lines in the table when generating the report.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example reports suggestions after analyzing the worst 10 paths:

report qor suggestions -max paths 10

#### See Also

report\_design\_analysis



# report\_ram\_utilization

Report configuration about RAMs in design.

# **Syntax**

report\_ram\_utilization [-append] [-file <arg>] [-return\_string] [-cells
<args>] [-detail] [-quiet] [-verbose]

#### **Returns**

Report

### **Usage**

Name	Description
[-append]	Append to existing file
[-file]	Filename to output results to. (send output to console if -file is not used)
[-return_string]	return report as string
[-cells]	Limits the reporting to only those memory arrays that are contained within the specified cells.
[-detail]	Adds individual cell utilization data underneath the default RAM summary
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report

# **Description**

Report the utilization of RAM resources on the target part in the current synthesized or implemented design. The report is returned to the standard output, unless the <code>-file</code> or <code>-return\_string</code> arguments are used.

The report includes the usage of different type of memory resources on the device, including Block RAM and distributed RAM, and can optionally provide added configuration details.

The RAM utilization report is based on unique addresses. For each RAM or memory array the default report provides information about port used, clock net, read and write width and depth, per address. The detailed report provides additional information on each cell instance for RAMs consisting of multiple memory primitives, including distributed RAMs.



Though RAM utilization can be reported early in the design process, the report will be more detailed as the design progresses from synthesis through implementation. After placement it is useful to know physical details to aid in debugging timing and placement issues. The physical details include the LOC of instances, and the bounding box occupied by RAM primitives to help determine if the RAMs are well-grouped or placed over multiple columns.

The report is broken into two sections, a summary of the memory types and quantity used, and a specific summary of the memory usage in the design. The specific information presented in the memory usage table can vary from the default report and the report generated with the <code>-detail</code> option.



The default report includes the following information:

- Memory Name: This lets you make a quick connection from an implemented RAM back to its occurrence in the design source files. The specific name depends on the type of memory in the design:
  - Instantiated Memory: This is the RAM instance name.
  - IP-based: For a memory generated from the IP Catalog, this is the name of the IP core.
  - Inferred Memory: the HDL array name, for example Vivado infers ram\_name\_reg for an array called ram\_name.
- Array size: The number of memory bits.
- RAM Utilization: Total RAM by cell type. For example a block-RAM-based memory array could report RAMB36E1: 7, RAMB18E1: 1.
- Address The full hierarchical net name of the top-most net driving the address input.
- Port The port driven by the address net. For Block RAM this will be port A or B, for distributed RAM this will specify either Read port or Read-Write port.
- Clock The full hierarchical net name of the clock.
- Read/Write Width and Depth Depth and width of write and read ports. Both write and read are included due to the possibility of asymmetric block RAM usage. For distributed RAM, the same values would appear in both write and read columns. Unused will be listed if the port is unused.
- Address Register Indicates whether the memory primitive address is driven by a register.
- Input Register Indicates whether the data input of the memory primitive is driven by a register.
- Output Register Note that phys\_opt\_design may re-time and move registers involving individual primitives to improve timing. To simplify reporting, use the value Multiple when there are two or more possible values.
  - Internal (Block RAM only) The block RAM is fully synchronous and supports an internal output register. The RAM uses the DOA/DOB\_REG inside the primitive.
  - Internal/External (Block RAM only) The RAM uses the DOA/DOB\_REG inside the primitive and the primitive data output drives a register.
  - External The RAM primitive data output drives a register, and in the case of block RAM the DOA/DOB\_REG is not used. The distributed RAM has synchronous write and asynchronous read, so it is often designed with external registers.
  - Combinational (Distributed RAM only) The RAM primitive output does not drive a register.
  - Combinational/External (Distributed RAM only) The RAM primitive output drives both combinational logic and registers. This configuration is found as an IP Catalog option.
- Bounding Box The size of the memory array specified as the number of columns x rows. For block RAM this describes an array of 36kbit Block RAM Tiles. For distributed RAM, this describes the array of slices or CLBs.
- Range The physical range of the bounding box from the lower-left corner to the upper-right corner.



Additional information provided in the detailed report include:

- Cell Name: The full hierarchical cell name of the block RAM primitive, LUTRAM primitive, or macro.
- RAM Size: The size in bits of the RAM that is used.
- Cell Type: This is the REF\_NAME property on the cell.
- LOC: This is the LOC property on the cell, available after it is placed.

This command returns the requested report to the Tcl console, to a file, or as a string; or returns an error if it fails.

### **Arguments**

-file <arg> - (Optional) Write the report into the specified file. This command will overwrite any files of the same name without warning.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-cells <arg> - (Optional) Report the RAM resources utilized by one or more hierarchical cells in the current design. The cells must be specified as objects, using get\_cells, rather than by name.

-detail - (Optional) Reports various configuration properties of the RAM, like size, write and read width and depth, address, and LOC.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example provides a detailed report of the RAM resources utilized by specified cells, and writes the results to the specified file:

```
report_ram_utilization -cells [get_cells U_*]
  -detail -file C:/Data/ram util.txt
```



# See Also

- all\_rams
- get\_cells
- report\_utilization



# report\_route\_status

Report on status of the routing.

### **Syntax**

report\_route\_status [-return\_string] [-file <arg>] [-append]
[-of\_objects <args>] [-route\_type <arg>] [-list\_all\_nets] [-show\_all]
[-dump\_routes] [-has\_routing] [-ignore\_cache] [-quiet] [-verbose]

#### **Returns**

Nothing

# **Usage**

Name	Description
[-return_string]	Set the result of running the report in the Tcl interpreter's result variable
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-of_objects]	Report detailed routing for these routes
[-route_type]	Only show routes with the given status: UNPLACED NOLOADS NODRIVER UNROUTED ANTEN NAS CONFLICTS PARTIAL INTRASITE HIERPORT  ROUTED(ignored if -of_objects is used)
[-list_all_nets]	list full route information for every net in the design (ignored if -of_objects is used)
[-show_all]	list all relevant pins for routes marked as UNPLACED or PARTIAL routes and list all relevant nodes for routes marked as ANTENNAS or CONFLICTS routes (by default only the first 15 pins or nodes are listed for a route)
[-dump_routes]	show the full routing tree for every routed net in the design. This is VERY VERBOSE.
[-has_routing]	returns 0 if there is no routing currently stored for this design and 1 if there is. All other options are ignored.
[-ignore_cache]	throw away all cached information and recalculate the route status for the entire design (slow)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



# **Categories**

Report

# **Description**

Reports the state of routing in the current design.

The route status report can include a wide range of information, from a simple 1 if the design has routing, to a complete route tree for each net in the design.

# **Arguments**

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-of\_objects <args> - (Optional) Report the full routing tree for the specified route, net, or xdef\_net objects.

**NOTE:** The <code>-of\_objects</code> option requires objects to be specified using the <code>get\_\*</code> commands, such as <code>get\_cells</code> or <code>get\_pins</code>, rather than specifying objects by name. In addition, <code>-of objects</code> cannot be used with a search <code>pattern</code>.

-route\_type <arg> - (Optional) Only show routes with the specified route status. Valid route states are: UNPLACED, NOLOADS, NODRIVER, UNROUTED, ANTENNAS, CONFLICTS, PARTIAL, INTRASITE, HIERPORT, ROUTED.

**NOTE:** This option is ignored if -of objects is specified.

-list all nets - (Optional) Report summary route status for every net in the design.

**NOTE:** This option is ignored if -of objects is specified.

 $-{\tt show\_all}$  - (Optional) Report all relevant pins for routes marked as UNPLACED or PARTIAL routes and list all relevant nodes for routes marked as ANTENNAS or CONFLICTS routes. As a default only the first 15 pins or nodes are listed for a given route.

-dump routes - (Optional) Report the full routing tree for every routed net in the design.

**NOTE:** This is a very long report, and can take some time to generate.

-has\_routing - (Optional) Returns false (0) if the design is unrouted, and returns true (1) if the design has routing. All other options are ignored when -has routing is specified.

**NOTE:** Has routing does not mean fully routed.



-ignore\_cache - (Optional) By default the report\_route\_status command is iterative, and only updates the route information for new nets and routes as the design is implemented. This argument will cause the command to ignore the cached information and regenerate the report for the entire design.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example reports the route status for the specified nets:

report route status -of objects [get nets u4\*]

#### See Also

route\_design



# report\_scopes

Print names of the children scopes (declarative regions) of given scope(s) or the current scope.

# **Syntax**

```
report scopes [-quiet] [-verbose] [<hdl scopes>...]
```

#### Returns

Report\_scopes prints a subset of properties of the HDL scope on console in textual format

# **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hdl_scopes>]</hdl_scopes>	The hdl_objects to report. Default is report_scopes [get_scopes *]

# **Categories**

Simulation

# **Description**

Reports the names and types of HDL Scopes in the current scope of the current simulation, or of specified scopes.

An HDL Scope is a declarative region of an HDL file, where objects are declared. The following are examples of HDL Scopes in Verilog and VHDL:

- Verilog scopes: module, function, task, process, other begin-end blocks
- VHDL scopes: entity/architecture pair, block, function, procedure, process

You must have an open simulation to use this command.

# Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl\_scopes> - (Optional) Specifies the scopes upon which to report. The default is the current scope.

# **Examples**

The following example reports the children scopes of /tb/UUT:

```
report scopes [get scopes /tb/UUT/* filter {type==module}
```

The following example reports the children scopes of the current scope:

```
report_scopes

VHDL Instance: {U_DEBOUNCE_0}

VHDL Instance: {U_DEBOUNCE_1}

VHDL Instance: {U_SINEGEN}

VHDL Instance: {U_FSM}

VHDL Process: {line_138}

VHDL Process: {line_184}

VHDL Process: {line_185}

VHDL Process: {line_186}

VHDL Process: {line_186}

VHDL Process: {line_187}

VHDL Process: {line_187}

VHDL Process: {line_191}
```

#### See Also

- current\_scope
- get\_scopes



# report\_sim\_device

Report the list of correct SIM\_DEVICE attribute values for cell types in the target part.

# **Syntax**

report\_sim\_device [-part <arg>] [-file <arg>] [-append]
[-return\_string] [-quiet] [-verbose]

#### **Returns**

Report

# **Usage**

Name	Description
[-part]	Part
[-file]	Output file
[-append]	Append the results to file
[-return_string]	Return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report



# report\_simlib\_info

Report info of simulation libraries.

### **Syntax**

report\_simlib\_info [-file <arg>] [-append] [-quiet] [-verbose] <path>

#### Returns

Nothing

# **Usage**

Name	Description
[-file]	Output file Default: report_simlib_info.log
[-append]	Append mode
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<path></path>	Specify the path for pre-compiled libraries

# **Categories**

Simulation

# **Description**

Report information on libraries compiled by the <code>compile\_simlib</code> command.

# **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<path> - (Required) The path to the compiled simulation library.

# **Examples**

The following example reports information related to the compiled simulation library at the specified path:

report simlib info C:/Data/compiled simlib

#### See Also

compile\_simlib



# report\_ssn

Run SSN analysis on the current package and pinout.

# **Syntax**

report\_ssn [-name <arg>] [-return\_string] [-format <arg>] [-file <arg>]
[-append] [-phase] [-quiet] [-verbose]

#### **Returns**

Ssn report

# **Usage**

Name	Description
[-name]	Output the results to GUI panel with this name
[-return_string]	Return report as string
[-format]	Report format. Valid arguments are CSV, HTML, TXT Default: csv
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the report to the specified file
[-phase]	Account for multi-clock phase in the analysis
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report

# **Description**

Perform a simultaneous switching noise (SSN) analysis of the current design. The SSN analysis is an accurate method for predicting how output switching affects interface noise margins. The calculation and estimates are based on a range of variables intended to identify potential noise-related issues in your design and should not be used as final design "sign off" criteria.

SSN analysis provides estimates of the disruption that simultaneously switching outputs can cause on other output ports in the I/O bank. The SSN predictor incorporates I/O bank-specific electrical characteristics into the prediction to better model package effects on SSN.



The report\_ssn command can be affected by the temperature grade of the selected device as defined by the -grade option of the set\_operating\_condition command. Setting the temperature grade prior to running noise analysis lets you see how noisy signals can be on Commercial, Extended, Industrial, Q-Grade, or Military grade devices.

By default, report\_ssn assumes that every port toggles asynchronously. This results in a worst-case noise analysis, which may be overly pessimistic. The -phase option lets you consider clocking information available in the design to more accurately report SSN noise. Clocks must be defined using the create\_clock and create\_generated\_clock commands. The period, phase shift and duty cycle of the generated clocks have significant impact on SSN analysis.

The report\_ssn command provides a detailed SSN analysis for Xilinx UltraScale architecture devices, Virtex-7, Kintex-7, and Artix-7 devices. The report is returned to the standard output, unless the -file, -return\_string, or -name arguments are specified.



**TIP:** Not all parts support the report\_ssn command. The Vivado Design Suite will return an error if you run report\_ssn on a target part that does not support SSN analysis. You can query the SSN\_REPORT property of a part to see if it supports the command. Refer to the Examples for more information.

# **Arguments**

-name <arg> - (Optional) Specifies the name of the results to output to the GUI.

-return\_string - (Optional) Directs the output to a Tcl string. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-format [ CSV | HTML | TXT ] - (Optional) Specifies the format of the output as either comma-separated values (CSV), HTML, or an ASCII (TXT) file. The default output is CSV.

**NOTE:** The format applies when -file is specified, but is otherwise ignored.

-file <arg> - (Optional) Write the SSN report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-phase - (Optional) Consider clock switching cycles in SSN analysis to provide a more accurate result.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example performs an SSN analysis on the current design, formats the output as HTML, and writes the output to the specified file:

```
report ssn -format html -file C:/Data/devSSN.html
```

The following example performs an SSN analysis, with phase analysis, and returns the output to a string which is stored in the specified variable:

```
set devSSN [report ssn -phase -format html -return string]
```

**NOTE:** The -format argument in the preceding example is ignored in the absence of -file.

The following example queries the part in the current project to see if it supports the report\_ssn command, and then gets a list of parts from the same part family that support the command:

```
get_property SSN_REPORT [get_property PART [current_project]]
get_parts -filter "FAMILY == [get_property FAMILY [get_property PART \
[current_project]]] && SSN_REPORT"
```

#### See Also

- create\_clock
- create\_generated\_clock
- get\_parts
- get\_property
- reset\_ssn
- report\_property



# report\_switching\_activity

Get switching activity on specified objects.

# **Syntax**

report\_switching\_activity [-static\_probability] [-signal\_rate]
[-toggle\_rate] [-default\_static\_probability] [-default\_toggle\_rate]
[-file <arg>] [-return\_string] [-append] [-hier] [-all] [-type <args>]
[-quiet] [-verbose] [<objects>...]

#### Returns

Nothing

### **Usage**

Name	Description
[-static_probability]	report static probability
[-signal_rate]	report signal rate
[-toggle_rate]	report toggle rate
[-default_static_probability]	report default static probability
[-default_toggle_rate]	report default toggle rate
[-file]	Filename to output results to. (send output to console if -file is not used)
[-return_string]	return switching activity as string
[-append]	append switching activity to end of file
[-hier]	Hierarchically reports the switching activity on nets within a hierarchical instance provided via <objects> option.</objects>
[-all]	Report switching activities for all nets for the design.
[-type]	Specify nodes in a specific category. List of valid type values: io_output, io_bidir_enable, register, lut_ram, lut, dsp, bram_enable, bram_wr_enable, gt_txdata, gt_rxdata.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	objects

# **Categories**

Report



# **Description**

This command is used to report different kinds of switching activity on design nets, ports, pins, and cells in the current synthesized or implemented design. These include simple signal rate and simple static probability on nets, ports, and pins; and state dependent static probabilities on cells.

The reported values are defined using the set switching activity command.

**NOTE:** This command returns the switching activity for the specified objects, or the current design.

By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

# **Arguments**

- -static\_probability (Optional) Specifies that the command returns static probability as part of the report.
- -signal\_rate (Optional) Specifies that the command returns the signal rate as part of the report.
- -toggle\_rate (Optional) Report the toggle rate (%) as the switching rate of the output of synchronous logic elements compared to a given clock input.
- -default\_static\_probability (Optional) Reports the default static probability to be used in power analysis on the current design. The default static probability is set using the set\_switching\_activity command.

**NOTE:** This option does not require objects to be specified since the default applies to the current design.

-default\_toggle\_rate - (Optional) Reports the default toggle rate to be used in power analysis on the primary inputs of the current design. You can define the default toggle rate using the set switching activity command.

**NOTE:** This option does not require objects to be specified since the default applies to the current design.

-file <filename> - (Optional) Write the report to the specified path and file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -return string (Optional) Returns the data as a text string for assignment to a Tcl variable.
- -hier (Optional) Report the switching activity hierarchically for signals in the specified hierarchical <objects>. Without -hier, the switching activity is applied to the specified <objects> at the current level of the hierarchy.
- -all (Optional) Must be used with -type, report the switching activity on nets within all instances specified by -type.



-type <arg> - (Optional) Report the switching activity for the specified type of logic entity. By default, the command is applied to the top-level of the current design, or to the specified <objects>. The -type option applies the command settings to the specified type of logic objects in the top-level of the current design. The -all option or -hier option can be used to modify the scope of objects the command applies to. Valid logic types include:

- io\_output Primary outputs.
- io\_bidir\_enable Enable pin of Bidir ports.
- register All register outputs in the design/hierarchy specified.
- lut All LUT outputs in the design/hierarchy specified.
- lut\_ram All distributed ram outputs in the design/hierarchy specified.
- dsp All DSP outputs in the design/hierarchy specified.
- bram\_enable Enable pins (ENARDEN/ENBWREN) of BRAMs.
- bram\_wr\_enable Write enables of BRAMs (WEA/WEBWE).
- gt\_txdata Output TX data pins of all GTs.
- qt\_rxdata Output RX data pins of all GTs.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Optional) A list of port, pin, and net objects to report the switching activity of;
or a list of cells when specified with -type to define logic objects.

### **Examples**

The following example reports the signal rate and static probability value on all output ports:

```
report switching activity -signal rate -static probability [all outputs]
```

The following example reports the signal\_rate and static probability value on all LUT objects in the design:

report switching activity -signal rate -static probability -type lut -all

- power\_opt\_design
- report\_power
- reset\_switching\_activity
- set\_switching\_activity



# report\_synchronizer\_mtbf

Compute mean time between failures and display report.

### **Syntax**

```
report_synchronizer_mtbf [-file <arg>] [-append] [-return_string]
[-warn_if_mtbf_below <arg>] [-quiet] [-no_header] [-report_endpoints]
[-verbose]
```

### **Returns**

Report

### **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-return_string]	Return the report output as a string
[-warn_if_mtbf_below]	Return the report output as a string Default: 1e+12
[-quiet]	Ignore command errors
[-no_header]	Report without the header
[-report_endpoints]	Report cdc path end points
[-verbose]	Suspend message limits during command execution

## **Categories**

Report, Timing

# **Description**



**RECOMMENDED:** This command is supported for Xilinx UltraScale devices only, and does not support 7 series devices.

The report\_synchronizer\_mtbf command reports mean time between failures (MTBF) of each clock domain crossing (CDC) synchronizer chain in a design, and provides an overall MTBF covering all synchronizers. Synchronizer registers must have ASYNC\_REG properties with value TRUE to be properly identified as synchronizers for reporting.



Asynchronous clock domain crossings (CDCs) can fail due to metastability as data is captured asynchronously and may settle to different values on different loads in the circuit. Synchronizer registers are used to improve overall circuit reliability for designs which contain multiple clock domains, in which asynchronous data transfers occur, or in which external asynchronous signals are captured with an internal clock. A synchronizer chain consists of two or more registers connected sequentially with the first stage capturing the data signal from the asynchronous clock domain. The successive register stages provide additional settling time for metastable events and increase MTBF. The synchronizer registers must have ASYNC\_REG properties with values of TRUE. Besides reporting MTBF, the ASYNC\_REG properties instruct synthesis, simulation and implementation tools to optimize for increased MTBF and improve overall behavior of the synchronizer circuit.



**TIP:** Avoid using different set/reset or clock enable control signals on registers within a synchronizer chain.

This command returns the MTBF report, or returns an error if it fails. The command issues a warning message when the MTBF cannot be calculated correctly, for example when a CDC is improperly constrained. The following conditions result in an UNDEFINED synchronizer MTBF value:

- One or both clocks of the CDC are unconstrained.
- There is a timing violation involving registers in the synchronizer chain.
- There is a zero toggle rate detected for the CDC data.

In the case of a zero toggle rate, it may be necessary to use the set\_switching\_activity command to manually override the toggle rate on the CDC net with a realistic value. This involves assigning the Toggle Rate and the Static Probability:

- Toggle Rate: The number of CDC data signal transitions measured in Million Transitions per Second.
- Static Probability: The percentage of time during which the CDC data signal is driven at a high logic level.

Example: to assign a toggle rate of 12.5% with 0.5 static probability on a CDC net named resync[0]:

```
set_switching_activity -toggle_rate 12.5 -static_probability 0.5 \
[get nets resync[0]]
```



The report contents include the following data for each synchronizer chain in the design:

- MTBF: The Mean Time Between Failures for the CDC synchronizer reported in dynamic time units, from seconds to years. An invalid MTBF value is reported as UNDEFINED.
- Data Toggle Rate: The rate at which the CDC data switches, based on the default switching activity for the design as reported by report\_switching\_activity. Measured in (Mts) Millions of Transitions per Second. The rate can be overridden using the set\_switching\_activity command targeting the CDC net object.
- Data Sample Rate: The rate at which the CDC data is sampled, equivalent to the synchronizer chain frequency, measured in MHz.
- Settling Time: The total amount of positive slack in nanoseconds on the timing paths from synchronizer register outputs. Higher Settling Time increases MTBF.
- Sending Domain: The clock domain of the source of the CDC data. A value of UNCONSTRAINED is reported if the source clock is not defined.
- Receiving Domain: The clock domain of the destination of the CDC data. A value of UNCONSTRAINED is reported if the destination clock is not defined.
- Number of Stages: This is the length of the synchronizer chain, which equals the number of registers with ASYNC\_REG value of TRUE. The MTBF calculation will determine the likelihood that the output register or registers (should the fanout be greater than 1) will experience a metastable event. For example in a typical synchronizer containing 2 registers with the ASYNC\_REG property set, the MTBF calculation indicates the probability that the output register(s) following the last ASYNC\_REG register will capture an incorrect value resulting from the metastable event. When a synchronizer is connected to more than 1 output register, the minimum slack from all the paths will be used in the MTBF calculation to ensure that all registers capture the same logic level.
- CDC Net Name: This is the logical net name of the CDC data, the data that is captured asynchronously.

This command returns the MTBF report, or returns an error if it fails.

The report also includes an overall MTBF calculated using the MTBF of all synchronizers in the design, calculated as the inverse of the sum of the reciprocals of the individual synchronizer MTBF values:  $(1 / (1/MTBF_1 + 1/MTBF_2 + ... + 1/MTBF_N))$  for N synchronizers.

## **Arguments**

-file <arg> - (Optional) Write the report into the specified file. This command will overwrite any files of the same name without warning.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.



-warn\_if\_mtbf\_below <arg> - (Optional) Specify a value as a floating point number, below which the Vivado Design Suite will issue a warning in addition to the report. The default value is 1e+12.

-no\_header - (Optional) Write the report without the addition of the standard header.

-report\_endpoints - (Optional) Report the total number of CDC path endpoints. This is the sum of Safe, Unsafe, and Unknown endpoints.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example writes the MTBF report to the specified file:

report synchronizer mtbf -file C:/Data/mtbf report.txt

- get\_nets
- report\_cdc
- report\_clock\_interaction
- report\_clock\_networks
- set\_switching\_activity



# report\_timing

Report timing paths.

### **Syntax**

report\_timing [-from <args>] [-rise\_from <args>] [-fall\_from <args>]
[-to <args>] [-rise\_to <args>] [-fall\_to <args>] [-through <args>]
[-rise\_through <args>] [-fall\_through <args>] [-delay\_type <arg>]
[-setup] [-hold] [-max\_paths <arg>] [-nworst <arg>] [-unique\_pins]
[-path\_type <arg>] [-input\_pins] [-no\_header] [-no\_reused\_label]
[-slack\_lesser\_than <arg>] [-slack\_greater\_than <arg>] [-group
<args>] [-sort\_by <arg>] [-no\_report\_unconstrained] [-user\_ignored]
[-of\_objects <args>] [-significant\_digits <arg>] [-column\_style
<arg>] [-file <arg>] [-append] [-name <arg>] [-no\_pr\_attribute]
[-return\_string] [-warn\_on\_violation] [-cell <args>] [-rpx <arg>]
[-quiet] [-verbose]

### Returns

**Nothing** 

# **Usage**

Name	Description
[-from]	From pins, ports, cells or clocks
[-rise_from]	Rising from pins, ports, cells or clocks
[-fall_from]	Falling from pins, ports, cells or clocks
[-to]	To pins, ports, cells or clocks
[-rise_to]	Rising to pins, ports, cells or clocks
[-fall_to]	Falling to pins, ports, cells or clocks
[-through]	Through pins, ports, cells or nets
[-rise_through]	Rising through pins, ports, cells or nets
[-fall_through]	Falling through pins, ports, cells or nets
[-delay_type]	Type of path delay: Values: max, min, min_max, max_rise, max_fall, min_rise, min_fall Default: max
[-setup]	Report max delay timing paths (equivalent to -delay_type max)
[-hold]	Report min delay timing paths (equivalent to -delay_type min)
[-max_paths]	Maximum number of paths to output when sorted by slack, or per path group when sorted by group: Value >=1 Default: 1
[-nworst]	List up to N worst paths to endpoint: Value >=1 Default: 1



Name	Description
[-unique_pins]	for each unique set of pins, show at most 1 path per path group
[-path_type]	Format for path report: Values: end, summary, short, full, full_clock, full_clock_expanded Default: full_clock_expanded
[-input_pins]	Show input pins in path
[-no_header]	Show input pins in path
[-no_reused_label]	Do not label reuse status on pins in the report
[-slack_lesser_than]	Display paths with slack less than this Default: 1e+30
[-slack_greater_than]	Display paths with slack greater than this Default: -1e+30
[-group]	Limit report to paths in this group(s)
[-sort_by]	Sorting order of paths: Values: group, slack Default: slack
[-no_report_unconstrained]	Do not report infinite slack paths
[-user_ignored]	Only report paths which have infinite slack because of set_false_path or set_clock_groups timing constraints
[-of_objects]	Report timing for these paths
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 3
[-column_style]	style for path report columns: Values: variable_width, anchor_left, fixed_width Default: anchor_left
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-name]	Output the results to GUI panel with this name
[-no_pr_attribute]	Output the results to GUI panel with this name
[-return_string]	return report as string
[-warn_on_violation]	issue a critical warning when the report contains a timing violation
[-cell]	run report_timing on the cell
[-rpx]	Filename to output interactive results to.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report, Timing



### **Description**



**IMPORTANT:** If the design has no timing constraints, report\_timing reports on unconstrained paths in the design. However, if even one path has timing constraints then report\_timing only reports on the constrained paths in the design, unless unconstrained timing paths are specified by the -from/-to options.

This command performs timing analysis on the specified timing paths of the current Synthesized or Implemented Design. By default the tool reports the timing path with the worst calculated slack within each path group. However, you can optionally increase the number of paths and delays reported with the use of the <code>-nworst</code> or <code>-max</code> paths arguments.



**TIP:** The report\_timing can be multi-threaded to speed the process. Refer to the set\_param command for more information on setting the general.maxThreads parameter.

The timing engine runs in "quad" timing mode, analyzing min and max delays for both slow and fast corners. You can configure the type of analysis performed by the config\_timing\_corners command. However, it is not recommended to change the default because this reduces the timing analysis coverage.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to the GUI, to a file, or returned as a string if desired.

### **Arguments**

- -from <args> (Optional) The starting points of the timing paths to be analyzed. Ports, pins, or cells can be specified as timing path startpoints. You can also specify a clock object, and all startpoints clocked by the named clock will be analyzed.
- -rise\_from <args> (Optional) Similar to the -from option, but only the rising edge of signals coming from the startpoints are considered for timing analysis. If a clock object is specified, only the paths launched by the rising edge of the clock are considered as startpoints.
- -fall\_from <args> (Optional) Similar to the -from option, but only the falling edge of signals coming from the startpoints are considered for timing analysis. If a clock object is specified, only the paths launched by the falling edge of the clock are considered as startpoints.
- -to <args> (Optional) The endpoints, or destination objects of timing paths to be analyzed. Ports, pins, and cell objects can be specified as endpoints. A clock object can also be specified, in which case endpoints clocked by the named clock are analyzed.
- -rise\_to <args> (Optional) Similar to the -to option, but only the rising edge of signals going to the endpoints is considered for timing analysis. If a clock object is specified, only the paths captured by the rising edge of the named clock are considered as endpoints.
- -fall\_to <args> (Optional) Similar to the -to option, but only the falling edge of signals going to the endpoints is considered for timing analysis. If a clock object is specified, only the paths captured by the falling edge of the named clock are considered as endpoints.
- -through <args> (Optional) Consider only paths through the specified pins, cell instance, or nets during timing analysis. You can specify individual -through (or -rise\_through and -fall\_through) points in sequence to define a specific path through the design for analysis. The order of the specified through points is important to define a specific path. You can also specify through points with multiple objects, in which case the timing path can pass through any of the specified through objects.



- -rise\_through <args> (Optional) Similar to the -through option, but timing analysis is only performed on paths with a rising transition at the specified objects.
- -fall\_through <args> (Optional) Similar to the -through option, but timing analysis is only performed on paths with a falling transition at the specified objects.
- -delay\_type <arg> (Optional) Specifies the type of delay to analyze when running the timing report. The valid values are min, max, min\_max, max\_rise, max\_fall, min\_rise, min\_fall. The default setting for -delay type is max.
- -setup (Optional) Check for setup violations. This is the same as specifying -delay\_type max.
- -hold (Optional) Check for hold violations. This is the same as specifying -delay\_type min.



**TIP:** -setup and -hold can be specified together, which is the same as specifying -delay\_type min\_max.

-max\_paths <arg> - (Optional) The maximum number of paths to output when sorted
by slack; or maximum number of paths per path group when sorted by group, as specified
by -sort\_by. This is specified as a value greater than or equal to 1. By default the
report\_timing command will report the single worst timing path, or the worst path per
path group.

- -nworst < arg > (Optional) The number of timing paths per endpoint to output in the timing report. The timing report will return the < N > worst paths based on the specified value, greater than or equal to 1. The default setting is 1.
- -unique pins (Optional) Show only one timing path for each unique set of pins.
- -path\_type <arg> (Optional) Specify the path data to output in the timing report. The default format is full\_clock\_expanded. The valid path types are:
- end Shows the endpoint of the path only, with calculated timing values.
- summary Displays the startpoints and endpoints with slack calculation.
- short Displays the startpoints and endpoints with calculated timing values.
- full Displays the full timing path, including startpoints, through points, and endpoints.
- full\_clock Displays full clock paths in addition to the full timing path.
- full\_clock\_expanded Displays full clock paths between a master clock and generated clocks in addition to the full clock timing path. This is the default setting.
- -input\_pins (Optional) Show input pins in the timing path report. For use with -path\_type full, full\_clock, and full\_clock\_expanded.
- -no header (Optional) Do not write a header to the report.
- -label\_reused (Optional) For designs using incremental place and route
  (read\_checkpoint -incremental ), label pins with information related to the physical data
  reused from the specified incremental checkpoint. Reuse labels include:
- R : Cell placement and routing to this pin are reused.
- PNR : Cell placement is reused but routing to this pin is not reused.
- NR : Neither cell placement nor routing to this pin is reused.
- N: The cell, net, or pin is new. It does not exist in the incremental checkpoint.



-slack\_lesser\_than <arg> - (Optional) Report timing on paths with a calculated slack value less than the specified value. Used with -slack\_greater\_than to provide a range of slack values of specific interest.

-slack\_greater\_than <arg> - (Optional) Report timing on paths with a calculated slack value greater than the specified value. Used with -slack\_lesser\_than to provide a range of slack values of specific interest.

-group <args> - (Optional) Report timing for paths in the specified path groups. Currently defined path groups can be determined with the get path groups command.



**TIP:** Each clock creates a path group. Path groups can also be defined with the group\_path command. The -group option cannot be specified with -of\_objects, which also specifies timing path objects.

-sort\_by [ slack | group ] - (Optional) Sort timing paths in the report by slack values, or by path group. Valid values are slack or group. By default, the report\_timing command reports the worst, or -nworst, timing paths in the design. However, with -sort\_by group, the report timing command returns the worst, or -nworst, paths of each path group.

-no\_report\_unconstrained - (Optional) Do not report timing on unconstrained paths. Without this option specified, the report\_timing command will include unconstrained paths which will have infinite slack.

-user\_ignored - (Optional) Report only the paths that are usually ignored by timing due to presence of set false path or set clock groups constraints.

**NOTE:** The -user\_ignored and -no\_report\_unconstrained options are mutually exclusive and cannot be specified together. The -user\_ignored option is also mutually exclusive with the -slack lesser than and -slack greater than options.

-of\_objects <args> - (Optional) Report timing on the specified timing path objects. Used with the get\_timing\_paths command.



**TIP:** The <code>-of\_objects</code> option cannot be used with the various forms of <code>-from</code>, <code>-to</code>, or <code>-through</code> options which are also used to identify timing paths to report. The <code>-of\_objects</code> option, which defines a timing path object containing a <code>DELAY\_TYPE</code> property, cannot be used with <code>-setup</code>, <code>-hold</code> or <code>-delay\_type</code>, which all also define a delay type. The <code>-of\_objects</code> option also cannot be specified with <code>-group</code>, which defines groups of timing path objects.

-significant\_digits <arg> - (Optional) The number of significant digits in the output results. The valid range is 0 to 3. The default setting is 3 significant digits.

-column\_style [ variable\_width | anchor\_left | fixed\_width ] - (Optional) Specify the format of the timing path portion of the timing report output. The default format is anchor left.

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.



- -name <arg> (Optional) Specifies the name of the results set for the GUI.
- -return\_string (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

- -warn\_on\_violation (Optional) Specify that a Critical Warning will be generated by the Vivado Design Suite when the timing report contains a timing violation.
- -cell <arg> (Optional) Run the timing report from the level of the specified cell instance. A cell can be specified by name, or as an object returned by the get cells command.
- -rpx <arg> (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following example reports the timing for the 5 worst paths in the design, reporting the full timing path, including input pins, with timing values:

```
report timing -nworst 5 -path type full -input pins
```

The following example shows the use of the multiple through points to define both a specific path (through state\_reg1) and alternate paths (through count\_3 or count\_4), and writes the timing results to the specified file:

```
report_timing -from go -through {state_reg1} \
   -through { count_3 count_4 } \
   -to done -path type summary -file C:/Data/timing1.txt
```



- get\_path\_groups
- get\_timing\_paths
- group\_path
- place\_design
- report\_timing\_summary
- route\_design
- set\_clock\_groups
- set\_false\_path



# report\_timing\_summary

Report timing summary.

### **Syntax**

report\_timing\_summary [-check\_timing\_verbose] [-delay\_type <arg>]
[-no\_detailed\_paths] [-setup] [-hold] [-max\_paths <arg>] [-nworst
<arg>] [-unique\_pins] [-path\_type <arg>] [-no\_reused\_label]
[-input\_pins] [-no\_pr\_attribute] [-slack\_lesser\_than <arg>]
[-report\_unconstrained] [-significant\_digits <arg>] [-no\_header] [-file
<arg>] [-append] [-name <arg>] [-return\_string] [-warn\_on\_violation]
[-datasheet] [-cell <args>] [-rpx <arg>] [-quiet] [-verbose]

### Returns

**Nothing** 

# **Usage**

Name	Description
[-check_timing_verbose]	produce a verbose report when checking the design for potential timing problems
[-delay_type]	Type of path delay: Values: max, min, min_max Default: min_max
[-no_detailed_paths]	do not report timing paths for each clock and path group analyzed
[-setup]	Report max delay timing paths (equivalent to -delay_type max)
[-hold]	Report min delay timing paths (equivalent to -delay_type min)
[-max_paths]	Maximum number of paths to report per clock or path group: Value >=1 Default: 1
[-nworst]	List up to N worst paths to endpoint: Value >=1 Default: 1
[-unique_pins]	for each unique set of pins, show at most 1 path per path group
[-path_type]	Format for path report: Values: end summary short full full_clock full_clock_expanded Default: full_clock_expanded
[-no_reused_label]	Do not label reuse status on pins in the report
[-input_pins]	Show input pins in path
[-no_pr_attribute]	Show input pins in path
[-slack_lesser_than]	Display paths with slack less than this Default: 1e+30
[-report_unconstrained]	report unconstrained paths
[-significant_digits]	Number of digits to display: Range: 0 to 3 Default: 3



Name	Description
[-no_header]	do not generate a report header
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-name]	Output the results to GUI panel with this name
[-return_string]	return report as string
[-warn_on_violation]	issue a critical warning when the report contains a timing violation
[-datasheet]	Include data sheet report
[-cel1]	run report_timing_summary on the given cell
[-rpx]	Filename to output interactive results to.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Report, Timing

### Description



**TIP:** The report\_timing\_summary can be multi-threaded to speed the process. Refer to the set param command for more information on setting the general.maxThreads parameter.

Generate a timing summary to help understand if the design has met timing requirements. The timing summary can be run on an open Synthesized or Implemented Design.

The timing summary report includes the following information:

- Timer Settings Details the timing engine settings used to generate the timing information in the report.
- Check Timing Contains the same information that is produced by the <code>check\_timing</code> command, which summarizes potential timing issues.
- Design Timing Summary Provides a summary of the timing of the design, including values for worst and total negative slack (WNS/TNS), worst and total hold slack (WHS/THS), and component switching limits (CSL).
- Clock Definitions Contains the same information that is produced by the report\_clocks command, showing all the clocks that were created for the design, either by create clock, create generated clock, or automatically by the tool.
- Intra-Clock Table Summarizes timing paths with the same source and destination clocks.
- Inter-Clock Table Summarizes timing paths with different source and destination clocks.
- Path Group Table Shows default path groups and user-defined path groups created by the group\_path command.



- Timing Details Contains detailed timing paths, both max delay and min delay, as well as component switching limits for each clock defined, similar to the report\_timing command.
- Data sheet Contains the same information that is produced by the report\_datasheet command. It contains the timing characteristics of a design at the I/O ports. The data sheet information is added to the summary report only when the -datasheet option is specified.

This command is automatically run during implementation as part of the launch\_runs command.

**NOTE:** By default the report is written to the Tcl console or STD output. However, the results can also be written to a file or returned as a string if desired.

### **Arguments**

- -check timing verbose (Optional) Output a verbose timing summary report.
- -delay\_type <arg> (Optional) Specifies the type of delay to analyze when running the timing report. The valid values are min, max, min\_max. The default setting for -delay\_type is min\_max.
- -no\_detailed\_paths (Optional) Do not report the full timing path for each clock or path group analyzed.
- -setup (Optional) Check for setup violations. This is the same as specifying -delay\_type max.
- -hold (Optional) Check for hold violations. This is the same as specifying -delay type min.
- **NOTE:** -setup and -hold can be specified together, which is the same as specifying -delay type min max.
- -max\_paths <arg> (Optional) The maximum number of paths to report per clock or per path group. This is specified as a value greater than or equal to 1. By default the report\_timing\_summary command will report the single worst timing path, or the worst path per path group.
- <code>-nworst <arg> (Optional)</code> The number of timing paths to output in the timing report. The timing report will return the <N> worst paths to endpoints based on the specified value, greater than or equal to 1. The default setting is 1.
- -unique\_pins (Optional) Only report timing paths through each unique set of pins, reporting one path per path group.
- -path\_type <arg> (Optional) Specify the path data to output in the timing summary report. The default format is full\_clock\_expanded. The valid path types are:
- end Shows the endpoint of the path only, with calculated timing values.
- summary Displays the startpoints and endpoints with slack calculation.
- short Displays the startpoints and endpoints with calculated timing values.
- full Displays the full timing path, including startpoints, through points, and endpoints.
- full clock Displays full clock paths in addition to the full timing path.
- full\_clock\_expanded Displays full clock paths between a master clock and generated clocks in addition to the full\_clock timing path. This is the default setting.



- -label\_reused (Optional) For designs using incremental place and route
  (read\_checkpoint -incremental), label pins with information related to the physical data
  reused from the specified incremental checkpoint. Reuse labels include:
- R : Cell placement and routing to this pin are reused.
- PNR : Cell placement is reused but routing to this pin is not reused.
- NR: Neither cell placement nor routing to this pin is reused.
- N: The cell, net, or pin is new. It does not exist in the incremental checkpoint.
- -input\_pins (Optional) Show input pins in the timing path report. For use with -path type full, full\_clock, and full\_clock\_expanded.
- -slack\_lesser\_than <arg> (Optional) Report timing on paths with a calculated slack value less than the specified value.
- -report\_unconstrained (Optional) Report timing on unconstrained paths in the current design. As a default, the report\_timing\_summary command will not include unconstrained timing paths.
- -significant\_digits <arg> (Optional) The number of significant digits in the output results. The valid range is 0 to 3. The default setting is 3 significant digits.
- -no\_header (Optional) Do not add header information to the report. This can be useful when returning the timing summary report to a string for further processing.
- -file <arg> (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -name <arg> (Optional) Specifies the name of the results set for the GUI. Timing summary reports in the GUI can be deleted by the delete timing results command.
- -return\_string (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

- -warn\_on\_violation (Optional) Specify that a Critical Warning will be generated by the Vivado Design Suite when the timing report contains a timing violation.
- -datasheet (Optional) Generate data sheet information to add to the summary report.
- -cell <arg> (Optional) Run the timing summary report from the level of the specified cell instance. A cell can be specified by name, or as an object returned by the get\_cells command.

1240



-rpx <arg> - (Optional) Specify the file name and path of an Xilinx report file (RPX) to write. This is different from writing the report results to a file using the -file argument. The RPX file is an interactive report that contains all the report information and can be reloaded into memory in the Vivado Design Suite using the open\_report command. You should add a .rpx file extension to the specified file name, as the Vivado tool will not automatically assign a file extension.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example reports the timing summary of the current design:

```
report timing summary
```

The following example reports the hold timing summary of the current design, including unconstrained paths, with the specified options:

```
report_timing_summary -delay_type min -path_type full_clock_expanded \
    -report_unconstrained -max_paths 2 -nworst 1 -significant_digits 2 \
    -input pins -name {timing 6}
```

- check\_timing
- create\_clock
- create\_generated\_clock
- delete\_timing\_results
- get\_path\_groups
- get\_timing\_paths
- group\_path
- open\_report
- report\_clocks
- report\_timing
- report\_datasheet



# report\_transformed\_primitives

Report details of Unisim primitive transformations.

### **Syntax**

report\_transformed\_primitives [-file <arg>] [-append] [-return\_string]
[-quiet] [-verbose]

### **Returns**

Nothing

### **Usage**

Name	Description
[-file]	Output file
[-append]	Append the results to file
[-return_string]	return report as string
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

### **Description**

Report the transformed primitives in the current design.

As part of the process of opening the Synthesized design, and loading it into memory, the tool will transform legacy netlist primitives to the supported subset of Unisim primitives.

As a default this report will be written to the standard output. However, the report can also be written to a file or returned to a Tcl string variable for further processing.

## **Arguments**

-file <arg> - (Optional) Write the transformed primitives report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-return\_string - (Optional) Directs the output to a Tcl string. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example reports the transformed primitives in the current design, and returns the result to the specified Tcl variable:

set transPrim [ report\_transformed\_primitives -return\_string ]



# report\_utilization

Compute utilization of device and display report.

### **Syntax**

report\_utilization [-file <arg>] [-append] [-pblocks <args>]
[-cells <args>] [-return\_string] [-slr] [-packthru] [-name <arg>]
[-no\_primitives] [-omit\_locs] [-hierarchical] [-spreadsheet\_file
<arg>] [-spreadsheet\_table <arg>] [-spreadsheet\_depth <arg>]
[-hierarchical\_depth <arg>] [-hierarchical\_percentages] [-quiet]
[-verbose]

### **Returns**

Report

# **Usage**

Name	Description
[-file]	Filename to output results to. (send output to console if -file is not used)
[-append]	Append the results to file, don't overwrite the results file
[-pblocks]	Report utilization of given list of pblocks
[-cells]	Report utilization of given list of cells
[-return_string]	Return report as string
[-slr]	SLR wise utilization of resources
[-packthru]	Reports LUTs used exclusively as pack-thru
[-name]	Output the results to GUI panel with this name
[-no_primitives]	Removes "Primitives Section" from report_utilization o/p.
[-omit_locs]	Removes "Loced" column from report_utilization o/p.
[-hierarchical]	Generates text-based hierarchical report.
[-spreadsheet_file]	Specify file for exporting utilization tables as spreadsheets. This feature is available only in GUI mode.
[-spreadsheet_table]	Choose a particular utilization table to export as spreadsheet file. Default value : Hierarchy
[-spreadsheet_depth]	Specifies the depth level for spreadsheet. Default value : 8 Default: 8
[-hierarchical_depth]	Specifies the depth level for textual hierarchical report Default: 0
[-hierarchical_percentages]	Report percentages in textual hierarchical report
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



### **Categories**

Report

### **Description**

Report the utilization of resources on the target part by the current synthesized or implemented design. The report is returned to the standard output, unless the <code>-file</code>, <code>-return\_string</code>, or <code>-name</code> arguments are specified.



**TIP:** Though resource utilization can be reported early in the design process, the report will be more accurate as the design progresses from synthesis through implementation.

This command returns the requested information, or returns an error if it fails.

### **Arguments**

-file <arg> - (Optional) Write the report into the specified file. The specified file will be overwritten if one already exists, unless -append is also specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

-append - (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

-pblocks <arg> - (Optional) Report the resources utilized by one or more Pblocks in the design.

**NOTE:** -pblocks can not be used with the -name option.

-cells <arg> - (Optional) Report the resources utilized by one or more hierarchical cells in the current design.

-return\_string - (Optional) Directs the output to a Tcl string rather than to the standard output. The Tcl string can be captured by a variable definition and parsed or otherwise processed.

**NOTE:** This argument cannot be used with the -file option.

- -slr (Optional) Reports the utilization for each separate SLR in devices having SLRs.
- -packthru (Optional) Reports LUTs used for route through purposes. This appears in the utilization report as "LUTs used exclusively as route-thrus".
- -name <arg> (Optional) Specifies the name of the results to output to the GUI.
- -no\_primitives (Optional) Remove the Primitives section from the report. The Primitives section reports the number and type of logic primitives used on the device.
- -omit\_locs (Optional) Omit the LOCed column from the report. The LOCed column reports the quantity of logic elements that have been placed onto the fabric of the device.



- -hierarchical (Optional) Reports the utilization of the device broken down according to the hierarchy of the design.
- -hierarchical\_depth <arg> (Optional) Specifies the depth of the hierarchy to report when reporting utilization according to the hierarchy. The default depth is 0, which means that -hierarchical will only report the top-level by default.
- -hierarchical\_percentages (Optional) Specifies that utilization data in the hierarchical report be reported as percentages.
- -spreadsheet\_file <arg> (Optional) Export utilization tables to the specified XLSX format spreadsheet. The ability to export a spreadsheet file is only available when the -name option is also specified and the report is generated in the GUI.



**TIP:** You should specify the .xlsx suffix for the specified file, as it is not automatically assigned. If the path is not specified as part of the file name, the file will be written into the current working directory, which may be the directory from which the Vivado tool was launched.

-spreadsheet\_table <arg> - (Optional) Specify a utilization table to export to the spreadsheet file. The default is to export the Hierarchy table for the whole design. This options requires the use of -spreadsheet\_file. The table name is displayed in the Report Utilization window when a specific table is selected from the tree view. Some example table names are:

- "Hierarchy"
- "Slice Logic Distribution"
- "Slice Logic Distribution LUT as Memory"
- "Slice Logic Distribution LUT as Memory LUT as Distributed RAM"
- "Slice Logic Distribution LUT as Memory LUT as Shift Register"
- "Slice Logic Distribution LUT as Logic"
- "Slice Logic F8 Muxes"
- "Slice Logic Slice Registers"
- "Slice Logic Slice Registers Registers as AND/OR"
- "Memory Block RAM Tile"
- "Memory Block RAM Tile RAMB18"
- "DSP DSPs"
- "Clocking BUFGCTRL"
- "Specific Feature BSCANE2"
- "Primitives"

-spreadsheet\_depth <arg> - (Optional) Specifies the hierarchical depth, starting from the top-level of the design, to export to the spreadsheet file. The default value is 8. This options requires the use of -spreadsheet file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example reports the resources collectively utilized by all the Pblocks in the design, and writes the results to the specified file:

```
report_utilization -pblocks [get_pblocks] -file C:/Data/pblocks_util.txt
```

This example reports the utilization for the whole design to the named report in the GUI, but exports the "Clocking - BUFGCTRL" table to the specified spreadsheet file:

```
report_utilization -name utilization_1 -spreadsheet_file util_table.xlsx \
-spreadsheet table "Clocking - BUFGCTRL"
```

The following example reports the resources utilized by each Pblock in the design, appending the report for each Pblock to a single specified file:

```
foreach x [get_pblocks] {
  puts "Reporting Pblock: $x -----"
  report_utilization -append -file C:/Data/pblocks_util.txt -pblocks $x
}
```

### See Also

delete\_utilization\_results



# report\_values

Print current simulated value of given HDL objects (variable, signal, wire, or reg).

### **Syntax**

report\_values [-radix <arg>] [-quiet] [-verbose] [<hdl\_objects>...]

### Returns

Print name and value of HDL objects on the console in textual format

### **Usage**

Name	Description
[-radix]	The radix specifies the radix to use for printing the values of the hdl_objects. Allowed values are: default, dec, bin, oct, hex, unsigned, ascii, smag.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hdl_objects>]</hdl_objects>	The hdl_objects to report. Default is report_objects [get_objects *]

## **Categories**

Simulation

### **Description**

Report the values of the specified HDL objects at the current simulation run time.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event.

HDL constants include Verilog parameters and localparams, and VHDL generic and constants. The HDL scope, or scope, is defined by a declarative region in the HDL code such as a module, function, task, process, or begin-end blocks in Verilog. VHDL scopes include entity/architecture definitions, block, function, procedure, and process blocks.

### **Arguments**

-radix <arg> - (Optional) Specifies the radix to use when returning the value of the specified objects. Allowed values are: default, dec, bin, oct, hex, unsigned, and ascii.

**NOTE:** The radix dec indicates a signed decimal. Specify the radix unsigned when dealing with unsigned data.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hdl\_objects> - (Required) Specifies one or more HDL objects to return the values of. The object can be specified by name, or can be returned as an object from the get\_objects command.

### **Examples**

The following example reports the value of all objects at the current time:

```
report values [get objects]
```

This example shows the difference between the bin, dec, and unsigned radix on the value returned from the specified bus:

```
report_values -radix bin /test/bench_VStatus_pad_0_i[7:0]
  Declared: {/test/bench_VStatus_pad_0_i[7:0]} Verilog 10100101
report_values -radix unsigned /test/bench_VStatus_pad_0_i[7:0]
  Declared: {/test/bench_VStatus_pad_0_i[7:0]} Verilog 165
report_values -radix dec /test/bench_VStatus_pad_0_i[7:0]
  Declared: {/test/bench_VStatus_pad_0_i[7:0]} Verilog -91
```

- current\_time
- get\_objects
- get\_value
- set\_value



# reset\_drc

Remove DRC report.

### **Syntax**

reset drc [-name <arg>] [-quiet] [-verbose]

### Returns

Nothing

### **Usage**

Name	Description
[-name]	DRC result name
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

DRC, Report

# **Description**

Clear the DRC results from the specified named result set.



**TIP:** If no -name is specified, all open DRC results windows will be closed.

This command operates silently, returning nothing if successful, or returning an error if it fails.

## **Arguments**

-name <arg> - (Optional) Specifies the name of the DRC results to be cleared. The name is established by the -name argument in the report\_drc command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example clears the specified results set from memory and the GUI:

reset drc -name DRC1

### See Also

report\_drc



# reset\_drc\_check

Reset one or more DRC checks to factory defaults.

### **Syntax**

```
reset drc check [-quiet] [-verbose] [<checks>...]
```

### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <checks>]</checks>	The list of checks to reset.

### **Categories**

DRC, Object

## **Description**

Reset the specified DRC checks to the defaults provided by the Vivado Design Suite. This will restore the DRC check to its default configuration, including any changes to the IS\_ENABLED or SEVERITY properties.

The IS\_ENABLED property can be modified on a specific DRC check to disable the rule from being checked, even when it is specified either directly in the report\_drc command, or as part of a ruledeck.

The SEVERITY property is a string property that can be modified to change the severity associated with a specific DRC rule when a violation is found during the report\_drc command. The supported values are: FATAL, ERROR, "CRITICAL WARNING", WARNING, ADVISORY

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<checks> - (Required) The list of one or more DRC rule checks to reset to the tool defaults.

### **Examples**

The following example modifies the IS\_ENABLED property for the ROAS-1 rule, modifies the SEVERITY property for the RFFC-1 rule, and then restores the default settings for all checks:

```
set_property IS_ENABLED false [get_drc_checks ROAS-1]
set_property SEVERITY "Critical Warning" [get_drc_checks RFFC-1]
reset drc check [get drc checks]
```

- add\_drc\_checks
- get\_drc\_checks
- report\_drc
- set\_property



# reset\_hw\_axi

Reset hardware AXI core state.

### **Syntax**

```
reset_hw_axi [-quiet] [-verbose] [<hw_axis>...]
```

### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_axis>]</hw_axis>	List of hardware AXI objects.

### **Categories**

Hardware

## Description

Reset the STATUS properties of the specified hw\_axi objects, or the current device.

The reset\_hw\_axi restores the hw\_axi core on the current device to a known state from which to begin running AXI transactions. The STATUS properties include:

- STATUS.AXI\_READ\_BUSY
- STATUS.AXI\_READ\_DONE
- STATUS.AXI\_WRITE\_BUSY
- STATUS.AXI\_WRITE\_DONE
- STATUS.BRESP Write Response Channel Response. Indicates results of the write transfer.
- STATUS.RRESP Read Response Channel Response. Indicates results of the read transfer.

The command returns nothing if successful, and returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_axis> - (Required) The hw\_axi objects to reset. The hw\_axi must be specified as an object returned by the get hw axis command.

# **Example**

The following example resets the hw\_axis on the current device, restoring initial settings:

reset hw axis [get hw axis]

- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- reset\_hw\_axi



# reset\_hw\_ila

Reset hardware ILA control properties to default values.

### **Syntax**

```
reset_hw_ila [-reset_compare_values <arg>] [-quiet] [-verbose]
[<hw ilas>...]
```

### **Returns**

Nothing

### **Usage**

Name	Description
[-reset_compare_values]	Reset associated hardware probe compare values.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ilas>]</hw_ilas>	List of hardware ILA objects. Default: Current hardware ILA

### **Categories**

Hardware

# Description

Reset the trigger and capture configuration properties on the specified ILA debug core, and the TRIGGER\_COMPARE\_VALUE and CAPTURE\_COMPARE\_VALUE properties on the core's debug probes.

Properties of the hw\_ila object are configured with the set\_property command in preparation for the run\_hw\_ila command to configure the ILA core on the hw\_device. This command restores the user-configurable properties on the specified hw\_ila to their default settings. Refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information on these properties.



The default properties are:

- CONTROL.DATA\_DEPTH is set to the MAX\_DATA\_DEPTH of the hw\_ila object.
- CONTROL.TRIGGER\_POSITION 0
- CONTROL.WINDOW COUNT 1
- CONTROL.TRIGGER MODE BASIC ONLY
- CONTROL.TRIGGER CONDITION AND
- CONTROL.TRIG OUT MODE DISABLED
- CONTROL.CAPTURE\_MODE ALWAYS
- CONTROL.CAPTURE\_CONDITION AND
- TRIGGER\_COMPARE\_VALUE eq1'bX (on the hw\_probes)
- CAPTURE\_COMPARE\_VALUE eq1'bX (on the hw\_probes)

This command operates silently, returning nothing if successful, or returning an error if it fails.

### **Arguments**

-reset\_compare\_values [ true | false ] - (Optional) Reset the TRIGGER\_COMPARE\_VALUE and CAPTURE\_COMPARE\_VALUE properties on the hw\_probes associated with the specified hw\_ila object. This is a boolean argument that is TRUE, or enabled, by default. If -reset\_compare\_values false is used, the compare value properties on the probes are not reset. In this case, the properties on the hw\_ila are reset, but the properties on the hw\_probes are left as currently configured.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_ilas> - (Optional) Specify one or more hw\_ila objects to reset. The hw\_ila objects can either be specified as objects returned by the get\_hw\_ilas or current\_hw\_ila commands, or specified by name. If the hw\_ila is not specified, the current hw ila will be reset.

### **Example**

The following example resets all hw\_ila debug cores on the current device:

```
reset hw ila [get hw ilas]
```

- current\_hw\_ila
- get hw ilas
- run\_hw\_ila
- set\_property



# reset\_hw\_vio\_activity

Reset hardware VIO ACTIVITY\_VALUE properties, for hardware probes associated with specified hardware VIO objects.

### **Syntax**

reset hw vio activity [-quiet] [-verbose] <hw\_vios>...

### **Returns**

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_vios></hw_vios>	List of hardware VIO objects.

### **Categories**

Hardware

## **Description**

Resets the ACTIVITY\_VALUE properties for all hardware probes on the specified VIO debug core objects. The ACTIVITY\_VALUE property is used by the Vivado IDE to represent transitions on the input probes of the VIO debug cores.

In addition to reading values from the VIO input probes, you can also monitor the activity of the VIO input probes. The ACTIVITY\_VALUE property is used to indicate when the values on the VIO inputs have changed in between periodic updates to the Vivado IDE. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information.

This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_vios"> - (Required) Specify one or more hw\_vio objects to reset. The hw\_vio objects can either be specified as objects returned by the get hw vios command, or specified by name.

## **Example**

The following example resets the input activity properties of the VIO debug core:

reset hw vio activity [get hw vios]

- commit\_hw\_vio
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_probes
- get\_hw\_vios
- program\_hw\_devices
- refresh\_hw\_vio
- reset\_hw\_vio\_outputs
- set\_property



# reset\_hw\_vio\_outputs

Reset hardware VIO core outputs to initial values.

### **Syntax**

reset\_hw\_vio\_outputs [-quiet] [-verbose] <hw\_vios>...

### Returns

**Nothing** 

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_vios></hw_vios>	List of hardware VIO objects.

### **Categories**

Hardware

## **Description**

Reset the hardware VIO debug core outputs to their initial, or "reset" state.

The Virtual Input/Output (VIO) debug core can both monitor and drive internal signals on a programmed Xilinx FPGA device in real time. The VIO core uses hardware probes, hw\_probe objects, to monitor and drive signals on the device. Input probes monitor signals as inputs to the VIO core. Output probes drive signals to specified values from the VIO core.

The reset\_hw\_vio\_outputs command restores the signal values at the output probes of the specified hw\_vio debug cores to their initial values. This affects the signal on the hw\_device, but does not affect the OUTPUT\_VALUE property of the hw\_probe objects.



**TIP:** This command has the effect of resetting the initial value of the signal on the hw\_vio debug core, without resetting the properties on the hw\_probe object.

This command returns nothing if successful, or returns an error if it fails.



#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_vios"> - (Required) Specify one or more hw\_vio objects to reset. The hw\_vio objects can either be specified as objects returned by the get hw vios command, or specified by name.

### **Example**

The following example resets the output probes on the VIO debug core to the initial values on the core when the FPGA device was first configured and booted:

reset\_hw\_vio\_outputs [get\_hw\_vios {hw\_vio\_1}]

- · commit hw vio
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_probes
- get\_hw\_vios
- program\_hw\_devices
- refresh\_hw\_vio
- reset\_hw\_vio\_activity
- set\_property



# reset\_msg\_config

Resets or removes a message control rule previously defined by the set\_msg\_config command.

### **Syntax**

```
reset_msg_config [-string <args>] [-id <arg>] [-severity <arg>]
[-limit] [-suppress] [-count] [-default_severity] [-regexp] [-quiet]
[-verbose]
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-string]	A qualifier, only a rule created with a matching string qualifier will be reset/removed Default: empty
[-id]	A qualifier, only a rule created with a matching id qualifier will be reset/removed
[-severity]	A qualifier, only a rule created with a matching severity qualifier will be reset/removed
[-limit]	reset the limit values for message controls that match the given qualifiers for the current project
[-suppress]	stop suppressing messages that match the given qualifiers for the current project
[-count]	reset the count of messages for all message controls that match the given qualifiers for the current project. This will prevent messages from being suppressed by a -limit control until the message count once again exceeds the specified limit.
[-default_severity]	reset the message severity of all messages controls for the current project that match the given qualifiers to their default value
[-regexp]	The values used for -string are full regular expressions
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Report



### **Description**

This command restores the default settings of the message limits or severity for messages returned by the Vivado tool, or can unsuppress previously suppressed messages, as configured by the set\_msg\_config command.

You can only perform one reset action for each reset\_msg\_config command. An error is returned if more than one action is attempted in a single reset msg config command.

Message qualifiers of string, ID, and severity are used to determine which messages are reset by the reset\_msg\_config command. Multiple qualifiers have an AND relationship; the configuration rule will be applied only to messages matching all qualifiers.

**NOTE:** You must supply at least one message qualifier to identify a message or group of messages to apply the command to, or an error is returned.

To report the current rule configurations for messages, use the get msg config command.

#### **Arguments**

-string <args> - (Optional) Apply the selected operation only to messages that contain the given list of strings. Strings must be enclosed in braces, and multiple strings can be specified separated by spaces:

{{Vivado} {All Programmable}}

**NOTE:** Strings are case sensitive.

-id <arg> - (Optional) Reset messages matching the specified message ID. The message ID is included in all returned messages. For example, "Common 17-54" and "Netlist 29-28".

**NOTE:** A wildcard \* indicates all message IDs should be reset.

- $\mbox{-severity}$   $\mbox{-arg}\mbox{-}$  Reset messages with the specified message severity. There are five message severities:
- ERROR An ERROR condition implies an issue has been encountered which will render design results unusable and cannot be resolved without user intervention.
- {CRITICAL WARNING} A CRITICAL WARNING message indicates that certain input/constraints will either not be applied or are outside the best practices for a FPGA family. User action is strongly recommended.

**NOTE:** Since this is a two word value, it must be enclosed in {}.

- WARNING A WARNING message indicates that design results may be sub-optimal because constraints or specifications may not be applied as intended. User action may be taken or may be reserved.
- INFO An INFO message is the same as a STATUS message, but includes a severity and message ID tag. An INFO message includes a message ID to allow further investigation through answer records if needed.
- STATUS A STATUS message communicates general status of the process and feedback to the user regarding design processing. A STATUS message does not include a message ID.
- -limit (Optional) Reset the message limit for messages matching the string, ID, or severity qualifiers.
- -suppress (Optional) Reset, or unsuppress messages matching the string, ID, or severity qualifiers.



-count - (Optional) Reset the message count for messages matching the string, ID, or severity qualifiers.

-default\_severity - (Optional) Restore the default message severity for messages matching the string, ID, or severity qualifiers.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example changes the severity of the specified message ID to a Critical Warning, and then resets the message to its default severity:

```
set_msg_config -id "Common 17-81" -new_severity "CRITICAL WARNING"
reset msg config -id "Common 17-81" -default severity
```

The following example suppresses the specified message ID using set\_msg\_config, and then un-suppresses it using reset msg config:

```
set_msg_config -id {HDL 9-1654} -suppress
reset_msg_config -id {HDL 9-1654} -suppress
```

- get\_msg\_config
- set\_msq\_config



# reset\_msg\_count

Reset message count.

#### **Syntax**

reset msg count [-quiet] [-verbose] <id>

#### **Returns**

New message count

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<id></id>	Unique message Id to be reset, e.g. "Common 17-99". "reset_msg_count -id *" reset all counters

#### **Categories**

Report

### **Description**

Reset the message count for the specified message ID to 0. This restarts the message counter toward the specified message limit. This can be used to reset the count of specific messages that may be reaching the limit, or reset the count of all messages returned by the tool.

Every message delivered by the tool has a unique global message ID that consists of an application sub-system code and a message identifier. This results in a message ID that looks like the following:

```
"Common 17-54"
"Netlist 29-28"
"Synth 8-3295"
```

You can get the current message count for a specific message ID using the get\_msg\_count command.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<id> - (Required) Specifies the message ID to reset the count to 0. Specify \* to reset the count of all messages to 0.

## **Examples**

The following example resets the message count for all messages:

reset msg count \*

#### See Also

set\_msg\_config



# reset\_operating\_conditions

Reset operating conditions to tool default for power estimation.

#### **Syntax**

reset\_operating\_conditions [-voltage <args>] [-grade] [-process]
[-junction\_temp] [-ambient\_temp] [-thetaja] [-thetasa] [-airflow]
[-heatsink] [-thetajb] [-board] [-board\_temp] [-board\_layers] [-quiet]
[-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-voltage]	Resets voltage value. Supported voltage supplies vary by family.
[-grade]	Resets temperature grade
[-process]	Resets process
[-junction_temp]	Resets Junction Temperature
[-ambient_temp]	Resets Ambient Temperature
[-thetaja]	Resets ThetaJA
[-thetasa]	Resets ThetaSA
[-airflow]	Resets Airflow
[-heatsink]	Resets dimensions of heatsink
[-thetajb]	Resets ThetaJB
[-board]	Resets Board type
[-board_temp]	Resets Board Temperature
[-board_layers]	Resets Board layers
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Power, XDC



### Description

Resets the specified operating conditions to their default values. If no operating conditions are specified, all operating conditions are reset to their default values.

Operating conditions can be set using the set\_operating\_conditions command. The current values can be determined using the report\_operating\_conditions command. The environmental operating conditions of the device are used for power analysis when running the report power command, but are not used during timing analysis.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

#### **Arguments**

- -voltage <args> (Optional) Reset the voltage supply to the default value. The voltage supply and its default depend on the device family.
- -grade (Optional) ) Reset the temperature grade of the selected device. The default value is "commercial".
- -process (Optional) Reset the manufacturing process for the target device. The default process is "typical".
- -junction\_temp (Optional) Reset the junction temperature for the target device. The default value is "auto".
- -ambient\_temp (Optional) Reset the ambient temperature of the design. The default setting is "default".
- -thetaja (Optional) Reset the Theta-JA thermal resistance. The default setting is "auto".
- -thetasa (Optional) Reset the Theta-SA thermal resistance. The default setting is "auto".
- -airflow (Optional) Reset the Linear Feet Per Minute (LFM) airflow. The default setting varies by device family.
- -heatsink (Optional) Reset the heatsink profile. The default setting is "medium".
- -thetajb (Optional) Reset the Theta-JB thermal resistance. The default setting is "auto".
- -board (Optional) Reset the board size to be used for modeling. The default value is "medium".
- -board temp arg (Optional) Reset the board temperature to the default setting.
- -board\_layers (Optional) Reset the number of board layers to be used for modeling to the default setting of "12to15".
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example resets all the operating conditions for the design to their default setting:

```
reset_operating_conditions
```

The following example resets the junction, ambient, and board temperature for the design to their default settings:

```
reset_operating_conditions -junction_temp -ambient_temp -board_temp
```

The following example resets the voltage supply Vccint to its default value:

reset operating conditions -voltage Vccint

- report\_operating\_conditions
- report\_power
- set\_operating\_conditions



## reset\_param

Reset a parameter.

#### **Syntax**

reset param [-quiet] [-verbose] <name>

#### Returns

Original value

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Parameter name

#### **Categories**

PropertyAndParameter

#### **Description**

Restores a user-definable configuration parameter that has been changed with the set\_param command to its default value.

You can use the report param command to see which parameters are currently defined.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of a parameter to reset. You can only reset one parameter
at a time.



# **Examples**

The following example restores the tcl.statsThreshold parameter to its default value:

reset\_param tcl.statsThreshold

- get\_param
- list\_param
- report\_param
- set\_param



# reset\_project

Reset current project.

#### **Syntax**

reset\_project [-exclude\_runs] [-exclude\_ips] [-exclude\_sim\_runs]
[-quiet] [-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-exclude_runs]	Do not reset runs
[-exclude_ips]	Do not reset ips
[-exclude_sim_runs]	Do not reset simulation runs
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

**Project** 

### **Description**

Reset the current project to its starting condition, with source and constraint files, by cleaning out the various output files created during synthesis, simulation, implementation, and write\_bitstream. Also resets the state of the project to the start of the design flow.



**TIP:** Any user-defined Tcl variables that are in the global namespace (i.e. not in a project-specific namespace) are not reset or cleared by this command. Global variables are persistent with the invocation of Vivado and are only cleared when the Vivado Design Suite is closed. You can also use the unset command to expressly clear a specific Tcl variable.

### **Arguments**

-exclude\_runs - (Optional) Exclude the ct>.runs folder from the reset process. In this case, the runs folder will be preserved, while the rest of the project data will be removed.



-exclude\_ips - (Optional) Exclude the <project>.srcs/sources\_1/ip folder from the reset process. In this case, the IP folder, containing the IP cores and generated targets, will be preserved, while the rest of the project data will be removed.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Example**

The following example resets the current project, while preserving the simulation run data, and returning all messages regardless of message limits:

reset\_project -exclude\_sim\_runs -verbose

- create\_project
- current\_project



# reset\_property

Reset property on object(s).

#### **Syntax**

#### Returns

The value that was set if success, "" if failure

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><pre><pre><pre>property_name&gt;</pre></pre></pre></pre>	Name of property to reset
<objects></objects>	Objects to set properties

### **Categories**

Object, PropertyAndParameter

### **Description**

Restores the specified property to its default value on the specified object or objects. If no default is defined for the property, the property is unassigned on the specified object.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

property name> - (Required) The name of the property to be reset.

<objects> - (Required) One or more objects on which the property will be restored to
its default value.



## **Examples**

The following example sets the DOB\_REG property on the specified Block RAM, and then resets the property:

set\_property DOB\_REG 1 [get\_cells usbEngine1/usbEngineSRAM/snoopyRam\_reg\_19]
reset\_property DOB\_REG [get\_cells usbEngine1/usbEngineSRAM/snoopyRam\_reg\_19]

- create\_property
- get\_cells
- get\_property
- list\_property
- list\_property\_value
- report\_property
- set\_property



# reset\_run

Reset an existing run.

#### **Syntax**

reset run [-prev step] [-from step <arg>] [-quiet] [-verbose] <run>

#### Returns

Nothing

#### **Usage**

Name	Description
[-prev_step]	Reset last run step
[-from_step]	First Step to reset
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<run></run>	Run to modify

#### **Categories**

**Project** 

### **Description**

Resets the specified run to an unimplemented or unsynthesized state. Use this command to reset the run to prepare it to be run again.

#### **Arguments**

-prev\_step - (Optional) Reset an implementation run from the last step completed. This can be used to reset an implementation run that is only partially completed because it was launched with the launch\_runs -to\_step command.



-from\_step <arg> - (Optional) Reset an implementation run from a specified step. This lets
you restart a run from the specified step using the launch\_runs -next\_step command.
Valid step values include:

- opt\_design Optionally optimize the logical design to more efficiently use the target device resources.
- power\_opt\_design Optionally optimize elements of the logic design to reduce power demands of the implemented FPGA.
- place\_design Place logic cells onto the target device. This is a required step.
- power\_opt\_design (Post-Place) Optionally optimize power demands of the placed logic elements.
- phys\_opt\_design Optionally optimize design timing by replicating drives of high-fanout nets to better distribute the loads.
- route\_design Route the connections of the design onto the target FPGA. This is a required step.
- write\_bitstream Generate a bitstream file for Xilinx device configuration. This is a required step.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<run> - (Required) The name of the run to reset.

### **Examples**

The following example resets the implementation run:

```
reset run impl 1
```

**NOTE:** The run directory and its contents will be removed from the hard disk since -noclean\_dir is not specified.

The following example resets the synthesis run, but disables the cleanup of the run directory:

```
reset run -noclean dir synth 1
```

In this example, because <code>-noclean\_dir</code> is specified, the synth\_1 run directory is not removed and a new run directory called synth\_1\_2 will be created when the run is launched.

- · create run
- launch runs
- opt\_design
- place\_design
- route\_design



# reset\_simulation

Reset an existing simulation run.

#### **Syntax**

reset\_simulation [-mode <arg>] [-type <arg>] [-quiet] [-verbose]
[<simset>]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-mode]	Remove generated data for the specified mode. Values: behavioral, post-synthesis, post-implementation Default: behavioral
[-type]	Remove generated data for the specified type. Applicable mode is post-synthesis or post-implementation. Values: functional, timing
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <simset>]</simset>	Name of the simulation fileset to reset

## **Categories**

Simulation

## Description

Reset the current simulation to its starting condition, by cleaning out the various output files created during compilation and simulation for the specified simulation fileset.



**IMPORTANT:** Local files will be removed from the project simulation folders without warning.

The command returns nothing if successful, or an error if it fails.

#### **Arguments**

-mode [ behavioral | post-synthesis | post-implementation ] - (Optional)
Specify the simulation mode to reset. Valid values include behavioral simulation, post-synthesis,
or post implementation simulation. The default mode is behavioral.



-type [ functional | timing ] - (Optional) Cannot be used with -mode behavioral. Specifies functional simulation of just the netlist, or timing simulation of the netlist and SDF file. Post-synthesis timing simulation uses SDF component delays from the synth\_design command. Post-implementation timing simulation uses SDF delays from the place\_design and route design commands.

**NOTE:** Do not use -type with -mode behavioral, or the tool will return an error.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<simset> - (Optional) Specify a simulation fileset to remove. The default simset is sim\_1.

### **Examples**

The following example resets the post-synthesis timing simulation by removing files for the sim\_2 simset:

reset simulation -mode post-synthesis -type timing sim 2



# reset\_ssn

Clear a SSN results set from memory.

#### **Syntax**

reset ssn [-quiet] [-verbose] <name>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the set of results

#### **Categories**

Report

### **Description**

Clear the SSN results from the specified named result set.

### Arguments

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<name> - (Required) Specifies the name of the results to be cleared.



# **Examples**

The following example clears the specified results set from memory:

reset\_ssn SSN1

### See Also

report\_ssn



# reset\_switching\_activity

Reset switching activity on specified objects.

#### **Syntax**

reset\_switching\_activity [-default] [-type <args>] [-hier] [-all]
[-no deassert resets] [-quiet] [-verbose] [<objects>...]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-default]	Reset default static probability and default toggle rate
[-type]	Specify nodes in a specific category. List of valid type values: io_output, io_bidir_enable, register, lut_ram, lut, dsp, bram_enable, bram_wr_enable, gt_txdata, gt_rxdata.
[-hier]	Hierarchically resets the switching activity on a hierarchical cells provided as <objects>.</objects>
[-all]	Reset switching activity on all nets
[-no_deassert_resets]	A switch to undo the deassertion of resets via command set_switching_activity -deassert_resets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	Objects to reset switching activity on

### **Categories**

Power, XDC

#### **Description**

Resets the attributes of the switching activity on specified nets, ports, pins, and cells in the design.

The switching activity is defined using the set\_switching\_activity command. The current switching activity defined for a specific port, pin, net, or cell can be found by using the report\_switching\_activity command.

**NOTE:** The reset\_switching\_activity is used to reset switching activity for specified objects. Use set\_switching\_activity -default\_toggle\_rate or -default\_static\_probability to change or reset the default values for the current design.



This command operates silently and does not return direct feedback of its operation.

#### **Arguments**

-default - (Optional) Reset the static probability and signal rate of the specified object.

-type <arg> - (Optional) Reset the switching activity for the specified type of logic entity.
By default, the command is applied to the top-level of the current design, or to the specified
<objects>. The -type option applies the command to the specified type of logic objects in
the top-level of the current design. The -all option, or -hier option, can be used to modify
the scope of objects the command applies to. Valid logic types include:

- io\_output Primary outputs.
- io\_bidir\_enable Enable pin of Bidir ports.
- register All register outputs in the design/hierarchy specified.
- lut All LUT outputs in the design/hierarchy specified.
- lut\_ram All distributed ram outputs in the design/hierarchy specified.
- dsp All DSP outputs in the design/hierarchy specified.
- bram\_enable Enable pins (ENARDEN/ENBWREN) of BRAMs.
- bram wr enable Write enables of BRAMs (WEA/WEBWE).
- gt\_txdata Output TX data pins of all GTs.
- gt\_rxdata Output RX data pins of all GTs.

-hier - (Optional) Reset the switching activity across all levels of the specified hierarchical object. Without -hier, the switching activity is applied to the specified <objects> at the current level of the hierarchy.

-all - (Optional) Must be used with -type, reset the switching activity on nets within all instances of the specified -type of logic object.

-no\_deassert\_resets - (Optional) Disables the -deassert\_resets option if it was previously enabled using set\_switching\_activity.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Optional) The list of objects for which to reset the switching activity. If not specified, the command resets the switching activity on all objects.

### **Examples**

The following example resets the signal\_rate and static probability value on all output ports:

reset switching activity -default [all outputs]



- power\_opt\_design
- report\_power
- report\_switching\_activity
- set\_switching\_activity



# reset\_target

Reset target data for the specified source.

#### **Syntax**

reset\_target [-quiet] [-verbose] <name> <objects>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	List of targets to be reset, or 'all' to reset all generated targets
<objects></objects>	The objects for which data needs to be reset

#### **Categories**

Project, IPFlow

### **Description**

Remove the current target data for the specified IP core. This deletes any files that were delivered during generation of the specified targets. This does not remove the core from the current project, but does remove the associated target data from its referenced location.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<name> - (Required) Specifies the name of the type of target to reset. Valid values are:

- all Reset all targets for the specified core.
- synthesis Reset the synthesis netlist for the specified core. This will remove the netlist files for the specified core.
- simulation Reset the simulation netlist for the specified core.
- instantiation template Reset the instantiation template for the specified core.

<objects> - (Required) The IP core objects to remove the target data from.

#### **Examples**

The following example resets the instantiation template for the specified IP core:

reset target instantiation template [get ips blk mem\*]

#### See Also

generate\_target



# reset\_timing

Resets the timing information on the current design.

#### **Syntax**

reset timing [-invalid] [-clock reservation] [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-invalid]	Resets invalid timing constraints in addition to valid timing constraints.
[-clock_reservation]	Resets clock name reservations for auto-derived clocks in addition to valid timing constraints.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Report, Timing

# Description

Reset the timing data and constraints for the current design. Use this command to clear the current in-memory timing data and constraints, and force the timing engine to reevaluate the design comprehensively rather than iteratively.

After clearing the constraints from the in-memory design, you must reload any needed constraints using the read\_xdc command. The Vivado tool will not automatically reload the constraints.



**TIP:** This command deletes the in-memory timing view, not the timing report. Use the delete\_timing\_results command to delete the reported timing information.



### **Arguments**

-invalid - (Optional) Remove the invalid timing constraints as well as the valid timing constraints when resetting the design. Invalid constraints contain an error or are assigned to missing design objects, and are ignored by the Vivado timing engine at the time the XDC file is read, and so do not affect timing results. Resetting invalid constraints removes them from the in-memory design, so they will be lost if not previously saved to a constraints file.

-clock\_reservation - (Optional) Resets auto-generated clock names as well as valid timing constraints. This allows the Vivado timing engine to regenerate the names of auto-generated clocks without regard to prior reserved names.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example clears the current timing data from memory, including any invalid timing constraints:

reset timing -invalid

#### See Also

- delete\_timing\_results
- report\_timing
- report\_timing\_summary

1288



# resize\_net\_bus

Resize net bus in the current design.

#### **Syntax**

```
resize_net_bus [-from <arg>] [-to <arg>] [-quiet] [-verbose]
<net bus name>...
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-from]	New starting bus index
[-to]	New ending bus index
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<net_bus_name></net_bus_name>	Name of the net bus to resize

### **Categories**

**Netlist** 

#### **Description**

Resize an existing bus net, to grow the bus, shrink the bus, or renumber the current range of indexes. You can only do a single grow, shrink, or renumber operation with each command.

- You can grow the bus by indicating a new range of indexes outside the current range of indexes. Growing the bus leaves existing bits connected as they currently are.
- You can shrink the bus by indicating a new range of indexes inside the current range of indexes. Shrinking the bus, eliminates connections to removed bits, but leaves the remaining bits connected as they currently are.
- You can renumber the current bus indexes by providing a new range of indexes with the same width as the current range. Renumbering bits changes bus bit numeric identifiers, but doesn't otherwise change connections.



Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

This command returns nothing if successful, and returns an error if it fails.

#### **Arguments**

- -from <arg> (Optional) The new starting index of the specified bus net.
- -to <arg> (Optional) The new ending index of the specified bus.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<net bus name> - (Required) The names of an existing bus net.

#### **Example**

The following example creates a new 24-bit bus, then renumbers the bus indexes to include negative indexes, and then resizes the bus to shrink it to an 8-bit bus:

```
create_net tempBus -from 23 -to 0
resize_net_bus tempBus -from -12 -to 11
resize net bus tempBus -from 0 -to 7
```

- connect net
- create\_net
- create\_pin
- create\_port
- disconnect net
- get\_nets
- remove\_net
- resize\_pin\_bus
- resize\_port\_bus
- write\_checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



# resize\_pblock

Move, resize, add and remove Pblock site-range constraints.

#### **Syntax**

resize\_pblock [-add <args>] [-remove <args>] [-from <args>] [-to
<args>] [-replace] [-locs <arg>] [-quiet] [-verbose] <pblock>

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-add]	Add site ranges(s)
[-remove]	Remove site ranges(s)
[-from]	Site range(s) to move
[-to]	Site range destination(s)
[-replace]	Remove all existing ranges
[-locs]	LOC treatment Default: keep_all
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pblock></pblock>	Pblock to resize

### **Categories**

Floorplan, XDC

### **Description**

Place, resize, move, or remove the specified Pblock. The Pblock must have been created using the <code>create\_pblock</code> command.

A Pblock consists of a group of cells that can be assigned to one or more independent or overlapping rectangles. Using the various options defined below, you can add sites to a rectangle, or remove sites from a rectangle, or define a new rectangle to be associated with an existing Pblock.



#### **Arguments**

-add <args> - (Optional) Add the specified range of sites to the Pblock. The SLICE range is specified as a rectangle from one corner to the diagonally opposite corner. For example SLICE\_X0Y0:SLICE\_X20Y12.

**NOTE:** Multiple site types are added as separate rectangles.

-remove <args> - (Optional) Remove the specified range of sites from the Pblock. Removing sites from a Pblock may result in the Pblock being broken into multiple smaller rectangles to enforce the requirement that Pblocks are defined as one or more rectangles.

-from <args> - (Optional) The -from and -to options must be used as a pair, and specify a site or range of sites to relocate from one location to another.

-to <args> - (Optional) The -from and -to options must be used as a pair, and specify a site or range of sites to relocate from one location to another.

-locs <args> - (Optional) Specifies how the placed logic in the Pblock will be handled as the Pblock is moved or resized. Valid values are:

- keep\_all leave all locs placed as they are currently. This is the default setting when -locs is not specified. Logic that is placed outside of the Pblock will no longer be assigned to the Pblock.
- keep\_only\_fixed Specifies that only user-placed logic (fixed) will be preserved. Unfixed placed logic will be unplaced.
- keep\_none Unplace all logic.
- move Specifies that all locs should be moved relative to the coordinates of the Pblock.
- move\_unfixed Specifies that only the unfixed placed elements should be moved. Logic placed by the user (fixed) will not be moved.
- trim Specifies that logic that falls outside of the new Pblock boundaries will be unplaced. Any placed logic that still falls inside of the Pblock boundary will be left placed as it is.
- trim unfixed Trim only the unfixed placed logic.
- -replace (Optional) Remove all rectangles associated with the Pblock.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pblock> - (Required) Specify the Pblock to be resized, moved, or removed.

### **Examples**

The following example resizes the Pblock by adding a range of SLICEs, and removing other SLICEs, but keeps all instances placed at their current location:

```
resize_pblock block3 -add SLICE_X6Y67:SLICE_X11Y71 \
    -remove SLICE_X6Y71:SLICE_X7Y71 -locs keep_all
```



The following example moves the specified Pblock by adding a range of SLICEs, removing the existing range of SLICEs, and trims any placed logic that falls outside the new Pblock. Then it adds a new range of SLICEs and block ram to the specified Pblock in a second separate rectangle:

```
resize_pblock block3 -add SLICE_X3Y8:SLICE_X10Y3 \
    -remove SLICE_X6Y67:SLICE_X11Y71 -locs trim
resize_pblock block3 -add {SLICE_X6Y67:SLICE_X11Y71 \
    RAMB18 X0Y2:RAMB18 X1Y4}
```

- add\_cells\_to\_pblock
- create\_pblock
- place\_pblocks



# resize\_pin\_bus

Resize pin bus in the current design.

#### **Syntax**

```
resize_pin_bus [-from <arg>] [-to <arg>] [-quiet] [-verbose]
<pin bus name>...
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-from]	New starting bus index
[-to]	New ending bus index
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><pin_bus_name></pin_bus_name></pre>	Name of the pin bus to resize

#### **Categories**

**Netlist** 

#### **Description**

Resize an existing bus pin, to grow the bus, shrink the bus, or renumber the current range of pin indexes. You can only do a single grow, shrink, or renumber operation with each command.

- You can grow the bus by indicating a new range of pin indexes outside the current range of indexes. Growing the bus leaves existing pins connected as they currently are.
- You can shrink the bus by indicating a new range of pin indexes inside the current range of indexes. Shrinking the bus, eliminates connections to removed bus pins, but leaves the remaining pins connected as they currently are.
- You can renumber the current bus indexes by providing a new range of pin indexes with the same width as the current range. Renumbering pins changes the pin index, but does not otherwise change connections.



Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write \* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

This command returns nothing if successful, and returns an error if it fails.

#### **Arguments**

- -from <arg> (Optional) The new starting index of the specified bus pin.
- -to <arg> (Optional) The new ending index of the specified bus pin.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<bus\_pin\_name> - (Required) The name of the bus pin to modify. You must specify the pin
names hierarchically from the cell instance the pin is assigned to. Pins created at the top-level
of the design are ports, and should be resized with the resize\_port\_bus command.

### **Examples**

The following example creates a blackbox cell, then creates a 24-bit bidirectional bus for the specified hierarchical cell, then resizes the bus pin to expand the width to 32-bits, then renumbers the index to include negative bus indexes:

```
create_cell -reference dmaBlock -black_box usbEngine0/myDMA
create_pin -direction INOUT -from 0 -to 23 usbEngine0/myDMA/dataBus
resize_pin_bus -from 0 -to 31 usbEngine0/myDMA/dataBus
resize_pin_bus -from -16 -to 15 usbEngine0/myDMA/dataBus
```

- create\_net
- create\_pin
- create port
- get\_pins
- remove\_pin
- resize net bus
- resize port bus
- write checkpoint
- write\_edif
- write\_verilog
- write\_vhdl



# resize\_port\_bus

Resize port bus in the current design.

#### **Syntax**

```
resize_port_bus [-from <arg>] [-to <arg>] [-quiet] [-verbose]
<port_bus_name>...
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-from]	New starting bus index
[-to]	New ending bus index
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<port_bus_name></port_bus_name>	Name of the port bus to resize

#### **Categories**

**PinPlanning** 

#### **Description**

Resize an existing bus port, to grow the bus, shrink the bus, or renumber the current range of port indexes. You can only do a single grow, shrink, or renumber operation with each command.

- You can grow the bus by indicating a new range of port indexes outside the current range of indexes. Growing the bus leaves existing port indexes connected as they currently are.
- You can shrink the bus by indicating a new range of port indexes inside the current range of indexes. Shrinking the bus, eliminates connections to removed bus ports, but leaves the remaining ports connected as they currently are.
- You can renumber the current bus indexes by providing a new range of port indexes with the same width as the current range. Renumbering ports changes the port index, but does not otherwise change connections.



Netlist editing changes the in-memory view of the netlist in the current design. It does not change the files in the source fileset, or change the persistent design on the disk. Changes made to the netlist may be saved to a design checkpoint using the write\_checkpoint command, or may be exported to a netlist file such as Verilog, VHDL, or EDIF, using the appropriate write\_\* command.

**NOTE:** Netlist editing is not allowed on the elaborated RTL design.

This command returns nothing if successful, and returns an error if it fails.

### **Arguments**

- -from <arg> (Optional) The new starting index of the specified bus port.
- -to <arg> (Optional) The new ending index of the specified bus port.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<bus\_port\_name> - (Required) The name of the bus port to modify.

### **Examples**

The following example creates a 32-bit output bus port, then renumbers the ports to include negative bus indexes, then shrinks the bus width from 32-bits to 16-bits:

```
create_port -direction out -from 0 -to 31 outPorts
resize_port_bus -from -16 -to 15 outPorts
resize port bus -from -8 -to 7 outPorts
```

- create\_net
- create\_pin
- create\_port
- get\_ports
- remove\_port
- resize\_net\_bus
- resize\_pin\_bus
- write\_checkpoint
- write edif
- write verilog
- write vhdl



#### restart

Rewind simulation to post loading state (as if design was reloaded), time is set to 0.

### **Syntax**

restart [-quiet] [-verbose]

#### Returns

Restart retains breakpoints, Tcl forces, and settings in the waveform viewer but clears up the effects of all other Tcl commands

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Simulation

# Description

Return the current simulation to its initial state, as if the design was reloaded, resetting the current simulation time to 0.

The restart command retains breakpoints, Tcl forces, and settings in the waveform configuration window, but resets all simulation values, and clears all other Tcl commands.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example restarts the current simulation:

restart

- current\_time
- run
- stop



# route\_design

Route the current design.

### **Syntax**

route\_design [-unroute] [-release\_memory] [-nets <args>]
[-physical\_nets] [-pins <arg>] [-directive <arg>] [-tns\_cleanup]
[-no\_timing\_driven] [-preserve] [-delay] [-auto\_delay] -max\_delay <arg>
-min\_delay <arg> [-timing\_summary] [-finalize] [-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-unroute]	Unroute whole design or the given nets/pins if used with -nets or -pins.
[-release_memory]	Release Router memory. Not compatible with any other options.
[-nets]	Operate on the given nets.
[-physical_nets]	Operate on all physical nets.
[-pins]	Operate on the given pins.
[-directive]	Mode of behavior (directive) for this command. Please refer to Arguments section of this help for values for this option. Default
[-tns_cleanup]	Do optional TNS clean up.
[-no_timing_driven]	Do not run in timing driven mode.
[-preserve]	Preserve existing routing.
[-delay]	Use with -nets or -pins option to route in delay driven mode.
[-auto_delay]	Use with -nets or -pins option to route in constraint driven mode.
-max_delay	Use with -pins option to specify the max_delay constraint on the pins.When specified -delay is implicit.
-min_delay	Use with -pins option to specify the max_delay constraint on the pins.When specified -delay is implicit.
[-timing_summary]	Enable post-router signoff timing summary.
[-finalize]	finalize route_design in interactive mode.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



### **Categories**

**Tools** 

### **Description**

Route the nets in the current design to complete logic connections on the target part.

Predefined routing strategies can be quickly selected using the route\_design -directive command, or specific route options can be configured to define your own routing strategy.

Routing can be completed automatically with <code>route\_design</code>, or can be completed iteratively using the various options of the <code>route\_design</code> command to achieve route completion and timing closure. Iterative routing provides you some control over the routing process to route critical nets first and then route less critical nets, and to control the level of effort and the timing algorithms for these various route passes.

Routing is one step of the complete design implementation process, which can be run automatically through the use of the <code>launch\_runs</code> command when running the Vivado tools in Project Mode.

In Non-Project Mode, the implementation process must be run manually with the individual commands: opt\_design, place\_design, phys\_opt\_design, power\_opt\_design, and route\_design. Refer to the *Vivado Design Suite User Guide: Design Flows Overview (UG892)* for a complete description of Project Mode and Non-Project Mode.



**TIP:** The route\_design can be multi-threaded to speed the process. Refer to the set\_param command for more information on setting the general.maxThreads parameter.

Both placement and routing can be completed incrementally, based on prior results stored in a Design Checkpoint file (DCP), using the incremental compilation flow. Refer to the read\_checkpoint command, or to *Vivado Design Suite User Guide: Implementation (UG904)* for more information on incremental place and route.

This command requires a placed design, and it is recommended that you have optimized the design with opt design prior to placement.

### **Arguments**

-unroute <arg> - (Optional) Unroute nets in the design. If no arguments are specified, all nets in the design are unrouted. The route\_design command will not route any nets when the -unroute option is specified.

- Combine with the -nets option to limit unrouting to a list of nets.
- Combine with the -pins option to unroute from a specified pin to the nearest branch of the net.
- Combine with the -physical nets option to unroute all logic 1 and logic 0 nets.

-release\_memory - (Optional) Free router memory resources for subsequent route passes. This option does not run route passes, but only releases memory held by the router to reduce router initialization. The router will need to reload design data for subsequent route passes.



-nets <args> - (Optional) Route or unroute only the specified net objects. Net objects must be specified using the get nets command.



**TIP:** The router uses a quick route approach to find a routing solution for the specified nets, ignoring timing delays, when routing with <code>-nets</code>, <code>-physical\_nets</code>, or <code>-pins</code> specified. Use <code>-delay</code> to find a route with the shortest delay.

-physical nets - (Optional) Route or unroute only logic zero and logic one nets.

-pins <args> - (Optional) Route or unroute to the specified pins, which must be input pins. If a specified pin is driven by a multiple fanout net, only the route segment between the net and pin is affected.

-directive <arg> - (Optional) Direct routing to achieve specific design objectives. Only one directive can be specified for a single route\_design command, and values are case-sensitive. Supported values are:

• Explore - Causes the Vivado router to explore different critical path routes based on timing, after an initial route.

**NOTE:** The -directive Explore option launches the Vivado static timing analyzer for the most accurate timing information, like the -timing summary option.

- NoTimingRelaxation Prevents the router from relaxing timing to complete routing.
  If the router has difficulty meeting timing, it will run longer to try to meet the original timing constraints.
- MoreGlobalIterations Uses detailed timing analysis throughout all stages instead
  of just the final stages, and will run more global iterations even when timing improves
  only slightly.
- HigherDelayCost Adjusts the router's internal cost functions to emphasize delay over iterations, allowing a trade-off of runtime for better performance.
- AdvancedSkewModeling Uses more accurate skew modeling throughout all routing stages which may improve design performance on higher-skew clock networks.
- AlternateCLBRouting (UltraScale only) Chooses alternate routing algorithms that require extra runtime but may help resolve routing congestion.
- RuntimeOptimized Run fewest iterations, trade higher design performance for faster runtime.
- Quick Absolute fastest runtime, non-timing-driven, performs the minimum required routing for a legal design.
- Default Run route design with default settings.

Refer to the *Vivado Design Suite User Guide: Implementation (UG904)* for more information on the effects of each directive.



**IMPORTANT:** The -directive option controls the overall routing strategy, and is not compatible with any specific route\_design options, except -preserve and -tns\_cleanup. It can also be used with -quiet and -verbose. In addition, the -directive option is ignored if the design is using the incremental compilation flow as defined by read\_checkpoint -incremental.



-tns\_cleanup - (Optional) By default, to reduce runtime, the router focuses on optimizing the Worst Negative Slack (WNS) path as opposed to Total Negative Slack (TNS) paths. This option invokes an optional phase at the end of routing where the router attempts to fix the TNS paths, those failing paths other than the WNS path. This option may reduce TNS at the cost of added runtime, but will not affect WNS. The -tns\_cleanup option is recommended when using post-route phys\_opt\_design to ensure that optimization focuses on the WNS path and does not waste effort on TNS paths that can be fixed by the router. This option can be used in combination with -directive.

-no\_timing\_driven - (Optional) Disables the default timing driven routing algorithm. This results in faster routing results, but ignores any timing constraints during the routing process.

-preserve - (Optional) Existing completed routes will be preserved and not subject to the rip-up and reroute phase. This does not apply to routing that is fixed using the IS\_ROUTE\_FIXED or FIXED\_ROUTE properties, which is not subject to being rerouted. Routing is preserved only for the current route design command.



**TIP:** Partially routed nets are subject to rerouting to complete the connection. If you want to preserve the routing of a partially routed net, you should apply the FIXED\_ROUTE property to the portion of the route you want to preserve.

-delay - (Optional) Can only be used in combination with the -nets or -pins options. By default nets are routed to achieve the fastest routing runtime, ignoring timing constraints, when using -nets and -pins options. The -delay option directs the router to try to achieve the shortest routed interconnect delay, but still ignores timing constraints.



**IMPORTANT:** You can specify multiple nets to route at the same time using the <code>-delay</code> option, but this can result in conflicts for routing resources. The Vivado router may create node overlap errors if the nets are in close proximity to each other because the <code>-delay</code> option will reuse routing resources to achieve the shortest routes for all specified nets. Therefore it is recommended to route nets and pins individually using the <code>-delay</code> option, beginning with the most critical.

-auto\_delay - (Optional) Can only be used in combination with the -nets or -pins options. It is recommended to use the -auto\_delay option on a placed design, and limit the specified number of nets or pins to less than 100. The -auto\_delay option directs the router to prioritize setup and hold critical paths using the defined timing constraints.

-max\_delay <arg> - (Optional) Can only be used with -pins. Directs the router to try to achieve a delay less than or equal to the specified delay given in picoseconds. When this options is specified, the -delay option is implied.

-min\_delay <arg> - (Optional) Can only be used with -pins. Directs the router to try to achieve a delay greater than or equal to the specified delay given in picoseconds. When this option is specified, the -delay option is implied.



-timing\_summary - (Optional) By default, the router outputs a final timing summary to the log, based on Vivado router internal estimated timing which might differ slightly from the actual routed timing due to pessimism in the delay estimates. The -timing\_summary option forces the router to launch the Vivado static timing analyzer to report the timing summary based on actual routed delays, but incurs additional run time for the static timing analysis. The timing summary consists of the Worst Negative Slack (WNS), Total Negative Slack (TNS), Worst Hold Slack (WHS), and Total Hold Slack (THS). The values are identical to that of report\_timing\_summary when run on the post-route design.



**TIP:** The Vivado static timing analyzer is also launched by the -directive Explore option.

- -finalize (Optional) When routing interactively you can specify route\_design -finalize to complete any partially routed connections.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

Route the entire design, and direct the router to try multiple algorithms for improving critical path delay:

```
route design -directive Explore
```

The following example routes the set of timing critical nets, \$criticalNets, to the shortest interconnect delay, marks the nets as fixed using the IS\_ROUTE\_FIXED property, and then routes the rest of the design using a low effort directive for fast results:

```
route_design -delay -nets $criticalNets
set_property IS_ROUTE_FIXED 1 $criticalNets
route_design -directive RuntimeOptimized
```

Route the specified nets using the fastest runtime:

```
route design -nets [get nets ctrl0/ctr*]
```

Route the specified nets to get the shortest interconnect delays:

```
route design -nets [get nets ctrl0/ctr*] -delay
```

Route to the specified pins:

```
route design -pins [get pins ctrl0/reset reg/D ctrl0/ram0/ADDRARDADDR]
```

Route to a particular pin, try to achieve less than 500 ps delay:

```
route design -pins [get pins ctrl0/reset reg/D] -max delay 500
```

Route to a particular pin, try to achieve more than 200 ps delay:

```
route design -pins [get pins ctrl0/ram0/ADDRARDADDR] -min delay 200
```



- get\_nets
- get\_pins
- launch\_runs
- opt\_design
- phys\_opt\_design
- place\_design
- power\_opt\_design
- read\_checkpoint
- set\_property
- write\_checkpoint



#### run

Run the simulation for the specified time.

#### **Syntax**

```
run [-all] [-quiet] [-verbose] [<time>] [<unit>]
```

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-all]	Runs simulation till a breakpoint, an exception or no events left in the queue
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <time>]</time>	Length of simulation time
[ <unit>]</unit>	Unit for time from the following time units: fs, ps, ns, us, ms, sec

# **Categories**

Simulation

# **Description**

Run the current simulation from the current time to the specified time, or until the simulation stops.

A running simulation can be stopped at a predetermined time, at a specific breakpoint in the HDL source code, by encountering a TRUE condition, by evaluating the circuit until there are no remaining events, or by encountering a runtime error such as an out-of-bounds value.

The run command instructs an existing simulation to run for a specified length of time, or until there are no remaining events. The time is specified as a floating point number indicating a period of time in the current simulation units, or in the specified units.

## **Arguments**

-all - Run the simulation until no event is left in the event queue, a breakpoint or valid condition is encountered, or a run time exception occurs.

**NOTE:** This is the default when no other options are specified.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<time> - (Optional) Specifies the length of the simulation run time. The time can be specified as a floating point number, or using the keyword all.

**NOTE:** Using the keyword all is the same as using the -all option.

<unit> - (Optional) One of the following time units (with or without space between time and
unit) can be specified: fs, ps, ns, us, ms, or sec. The default is the value of time unit.

### **Examples**

The following example runs an existing simulation for the specified simulation run time, using the default units (ns):

run 1000

The following example runs an existing simulation for 300 microseconds (us):

run 300 us

The following example runs the current simulation until no event is left in the event queue, a breakpoint or valid condition is met, or a simulation runtime error occurs:

run -all

- add bp
- add condition
- restart
- step
- stop



# run\_hw\_axi

Run hardware AXI read/write transaction(s)and update transaction status in hw\_axi object...

### **Syntax**

```
run hw axi [-queue] [-quiet] [-verbose] <hw axi txns>...
```

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-queue]	Queue Transaction. Default: 0
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_axi_txns></hw_axi_txns>	hardware AXI Transaction object to execute on the AXI bus.

## **Categories**

#### Hardware

# Description

Run the AXI transactions defined on the specified JTAG to AXI Master core.

AXI transactions are created with the create\_hw\_axi\_txns command.

Run the specified hardware AXI read/write transactions on the AXI bus, and update the transaction status on the associated hw\_axi object.

## **Arguments**

-queue - (Optional) Run the specified hw\_axi transactions in queue mode. Queued operation allows up to 16 read and 16 write transactions to be queued in the JTAG to AXI Master FIFO and issued back-to-back for low latency and higher performance between the transactions. Non-queued transactions are simply run as submitted.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hw\_axi\_txns> - (Required) Specify the hardware AXI Transaction objects to run on the AXI bus. The objects can be returned by the get hw axi txns command.

## **Example**

The following example runs the AXI transactions currently defined on the specified hw\_axi object:

```
run hw axi [get hw axi txns [get hw axis]]
```

This example runs four AXI transactions in queued mode:

```
run hw axi -queue [get hw axi txns txn 1 txn 2 txn 3 txn 4]
```

This example creates AXI read and write transactions, runs the hw\_axi, and reports on the results:

```
create_hw_axi_txn wr_txn [lindex [get_hw_axis] 0] -address 80000000 \
-data {11112222 33334444 55556666 77778888} -len 4 -type write
create_hw_axi_txn rd_txn [lindex [get_hw_axis] 0] -address 80000000 \
-len 4 -type read

run_hw_axi [get_hw_axi_txns wr_txn]
set wr_report [report_hw_axi_txn wr_txn -w 32]
puts $wr_report

run_hw_axi [get_hw_axi_txns rd_txn]
set rd_report [report_hw_axi_txn rd_txn -w 32]
puts $rd_report

close_hw_target;
disconnect_hw_server;
```

- delete\_hw\_axi\_txn
- get\_hw\_axis
- get\_hw\_axi\_txns
- refresh\_hw\_axi
- reset\_hw\_axi



# run\_hw\_ila

Arm hardware ILAs.

### **Syntax**

```
run_hw_ila [-trigger_now] [-compile_only] [-file <arg>] [-force]
[-quiet] [-verbose] [<hw ilas>...]
```

#### **Returns**

Nothing

### **Usage**

Name	Description
[-trigger_now]	Trigger and capture immediately.
[-compile_only]	Test only compile trigger state machine file but do not upload.
[-file]	Trigger at startup file name. Command will not arm ILA core.
[-force]	Overwrite existing file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ilas>]</hw_ilas>	hardware ILAs Default: Current hardware ILA

## **Categories**

Hardware

### **Description**

Arm triggers and run the specified hardware ILA debug cores on the current hardware device.

The Integrated Logic Analyzer (ILA) debug core lets you perform in-system debug of implemented designs, or design bitstreams, on a programmed Xilinx FPGA device. The ILA core includes many advanced features of modern logic analyzers, including boolean trigger equations, and edge transition triggers. You can use the ILA core to probe specific signals of the design, to trigger on programmed hardware events, and capture data samples from the Xilinx FPGA device in real-time. Refer to LogiCORE IP Integrated Logic Analyzer (PG172) for details of the ILA core.



You can add ILA debug cores into the RTL source files of a design, or in the synthesized netlist using the <code>create\_debug\_core</code> command. Refer to the *Vivado Design Suite User Guide*: *Vivado Programming and Debugging (UG908)* for more information on adding debug cores and signal probes to the design.

Debug cores and probes are written to a probes file (.ltx) using the write\_probes\_file command, and associated with the hardware device along with the bitstream file (.bit) using the PROBES.FILE and PROGRAM.FILE properties of the hw\_device object. The hardware device is programmed using the program\_hw\_devices command. The ILA debug cores in the design are accessible from the Hardware Manager using the get\_hw\_ilas command. The debug probes assigned to the ILA debug cores can be returned with the get\_hw\_probes command.

The steps to debug your design in hardware using an ILA debug core are:

- 1. Connect to the hardware server and target using connect\_hw\_server and open hw target.
- 2. Program the FPGA device with the bitstream (.bit) and probes (.ltx) files using program\_hw\_devices.
- 3. Set up the ILA debug core trigger events and data capture controls using set\_property to configure properties of the ILA.
- 4. Arm the ILA debug core triggers on the Xilinx FPGA using run\_hw\_ila. When a trigger event occurs, or the capture condition is met, the ILA capture buffer is filled.
- 5. Uploaded sampled data from the hw\_device into a Vivado logic analyzer hw\_ila\_data object using upload hw ila data.
- 6. View the captured data in the Waveform window of the Vivado logic analyzer feature using display hw ila data.

You can set up an ILA debug core to trigger on specific events or conditions at the debug probes, and to capture data under specific conditions, using CONTROL properties on the hw\_ila object. You set these properties with the <code>set\_property</code> command. Refer to the *Vivado Design Suite User Guide: Vivado Programming and Debugging (UG908)* for more information on setting properties to configure debug cores and signal probes to monitor the design.



**RECOMMENDED:** The Vivado IDE provides a graphical interface to configure hw\_ila and hw\_probes for trigger and capture. You can use the Vivado IDE to see the properties needed to configure and run the hw\_ila.

The specific properties on the hw\_ila you can use to configure a debug core include the following:

• CONTROL.DATA\_DEPTH - Defaults to the MAX\_DATA\_DEPTH of the ILA debug core, which was set when the debug core was created or inserted into the design. The data depth defines the number of data samples the hw\_ila object can capture in a data window. Set the data depth as an integer which is a power of two, from 1 to the maximum data depth (MAX\_DATA\_DEPTH) of the hw\_ila.

**NOTE:** The value of DATA\_DEPTH is related to CONTROL.WINDOW\_COUNT by the equation: DATA DEPTH \* WINDOW COUNT = MAX DATA DEPTH

• CONTROL.WINDOW\_COUNT - Lets you divide the MAX\_DATA\_DEPTH of the ILA core into a number of data windows to store sample data from multiple trigger events. In the case of 10 data windows for example, the first window will be filled at the first trigger event, and each subsequent window will be filled upon subsequent triggering events or capture conditions.



• CONTROL.TRIGGER\_POSITION - An integer value related to the DATA\_DEPTH. Positions the trigger event in the sample data buffer. For a DATA\_DEPTH of 1024, position 0 refers to the first (or left-most) data buffer and 1023 refers to the last (or right-most) data buffer. The TRIGGER\_POSITION lets you capture sample data ahead of the trigger event. For instance, with a DATA\_DEPTH of 256, a TRIGGER\_POSITION of 100 allows you to capture 100 data samples ahead of the trigger, and 155 data samples at and after the trigger event.

**NOTE:** In the case of run\_hw\_ila -trigger\_now 1, the TRIGGER\_POSITION merely positions the trigger mark in the Vivado logic analyzer waveform window. Because the trigger event is immediate, there is no time to capture data samples ahead of the trigger.

- CONTROL.TRIGGER\_MODE Valid values include:
  - BASIC\_ONLY The trigger condition is the result of a Boolean equation using the TRIGGER CONDITION to evaluate the values on each of the associated ILA probes.
  - BASIC\_OR\_TRIG\_IN The ILA core is triggered by a Boolean equation considering probe values, or by the TRIG\_IN port on the core.
  - ADVANCED\_ONLY The ILA core is configured to have advanced trigger capabilities defined in a user-defined Trigger State Machine (TSM).
  - ADVANCED\_OR\_TRIG\_IN The ILA core is triggered by the TSM or by the TRIG\_IN port on the core.
  - TRIG\_IN\_ONLY The ILA core is triggered only by the TRIG\_IN port on the core.
- CONTROL.TRIGGER\_CONDITION Defines a Boolean equation which evaluates comparators on participating probes on the ILA debug core. When the condition evaluates to true, the BASIC trigger mode is satisfied. Valid values include:
  - AND Trigger condition is "true" if all participating probe comparators evaluate "true", otherwise trigger condition is "false."
  - NAND Trigger condition is "true" if at least one participating probe comparator evaluates "false", otherwise trigger condition is "false."
  - OR Trigger condition is "true" if at least one participating probe comparator evaluates "true", otherwise trigger condition is "false."
  - NOR Trigger condition is "true" if all participating probe comparators evaluate "false", otherwise trigger condition is "false."

**NOTE:** The evaluation of the probes participating in the trigger condition is determined by the TRIGGER\_COMPARE\_VALUE property assigned to the hw\_probe object, as returned by get\_hw\_probes. If the TRIGGER\_COMPARE\_VALUE is 'X' then it is not participating in the trigger condition.

- CONTROL.TSM\_FILE Specify the path to a file defining a Trigger Finite State Machine (TSM) to be used for advanced trigger handling.
- CONTROL.TRIG\_OUT\_MODE Used to transition the TRIG\_OUT port on the ILA core to be used to drive the TRIG\_IN port on other ILA cores. Valid values include:
  - DISABLED Disable the TRIG\_OUT port on the ILA core.
  - TRIGGER\_ONLY Transition the TRIG\_OUT port when the trigger conditions have been satisfied.
  - TRIG\_IN\_ONLY Transition the TRIG\_OUT when the TRIG\_IN signal transitions. Use this to pass the trigger event along a chain of ILA cores.
  - TRIGGER\_OR\_TRIG\_IN Transition the TRIG\_OUT when either the trigger conditions are satisfied, or the TRIG\_IN transitions.



- CONTROL.CAPTURE\_MODE Valid values include ALWAYS or BASIC. Capture and store
  a data sample on the debug core ALWAYS during a given clock cycle, or only if the
  CAPTURE\_CONDITION evaluates to "true" (BASIC).
- CONTROL.CAPTURE\_CONDITION Defines a Boolean equation for participating probe comparators on the ILA debug core that must evaluate to TRUE to meet the data capture condition. When the capture condition evaluates to true, the BASIC capture mode is satisfied. Valid values include:
  - AND Capture condition is "true" if all participating probe comparators evaluate "true", otherwise capture condition is "false."
  - NAND Capture condition is "true" if at least one participating probe comparator evaluates "false", otherwise capture condition is "false."
  - OR Capture condition is "true" if at least one participating probe comparator evaluates "true", otherwise capture condition is "false."
  - NOR Capture condition is "true" if all participating probe comparators evaluate "false", otherwise capture condition is "false."

**NOTE:** The evaluation of the probes participating in the capture condition is determined by the CAPTURE\_COMPARE\_VALUE property assigned to the hw\_probe object, as returned by get\_hw\_probes. If the CAPTURE\_COMPARE\_VALUE is 'X' then it is not participating in the trigger condition.



**TIP:** There are other properties on the ILA core that also determine the operation of the core, but they are not user-configurable.

With the ILA core configured, you can use the run\_hw\_ila command to arm the ILA cores on the target part. When this command is run, the trigger configurations defined in the hw\_ila and hw\_probe objects are written to the target Xilinx FPGA (hw\_device) and arms the ILA core or cores on the device.

With the hw\_ila armed and running, the wait\_on\_hw\_ila command stops your Tcl script to wait for the data sample buffers to be populated with captured data. When the memory of the ILA core is full on the physical hw\_device, the wait\_on\_hw\_ila command returns, and your Tcl script resumes.

You can use upload\_hw\_ila\_data to upload the captured data from the physical memory of the hw\_device into a hw\_ila\_data object in the Vivado logic analyzer. Then view the ILA data in the waveform window of the Vivado logic analyzer using display\_hw\_ila\_data, and write the data for use in external tools using the write hw ila data command.

You can also immediately trigger the probes on the hw\_device using the -trigger\_now option, to capture data from the device right away, rather than waiting for trigger events or capture conditions to be met over time.

You can use reset\_hw\_ila to restore the CONTROL properties of the ILA debug core to their default setting, and reset the probe comparator values to 'X'.

### Arguments

-trigger\_now - (Optional) Immediately trigger the ILA debug cores, regardless of trigger conditions, to capture sample data at the debug ports. This is a boolean argument enabled by its presence.



-compile\_only - (Optional) Compile the trigger state machine file (CONTROL.TSM\_FILE) to perform syntax checking and report compiler errors and warnings. This option does not load and arm the hardware device. This option is only supported when in advanced trigger mode (CONTROL.TRIGGER\_MODE ADVANCED\_ONLY), and will otherwise return an error.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

-file <arg> - (Optional) When the TRIGGER\_MODE is set to BASIC\_ONLY, this option will export a file containing the current trigger and probe configuration settings. The trigger file can be used by the apply\_hw\_ila\_trigger command to define triggers for the hw\_device to use on startup, or upon booting the device. Using the -file option prevents the run\_hw\_ila command from arming the ILA core triggers on the hardware device.

**NOTE:** If no extension is specified, a default file extension of .tas is assigned.

-force - (Optional) Overwrite the specified trigger file if it already exists. By default the tool will not overwrite an existing file.

<a href="hw\_ilas">- (Optional)</a> Specify one or more hw\_ila objects to run. The hw\_ila objects can either be specified as objects returned by the <code>get\_hw\_ilas</code> or <code>current\_hw\_ila</code> commands, or specified by name. If the hw\_ila is not specified, the <code>current\_hw\_ila</code> will be run.



**IMPORTANT:** You can only specify one hw\_ila object when using the -file option.

## **Example**

The following example sets the trigger and capture properties on the current hw\_ila object, and then runs the hw\_ila, specified by name, to arm the hw\_device and wait for the data buffers to be filled:

```
current_hw_ila [get_hw_ilas hw_ila_1]
set_property CONTROL.DATA_DEPTH 1024 [current_hw_ila]
set_property CONTROL.TRIGGER_MODE BASIC_ONLY [current_hw_ila]
set_property CONTROL.TRIGGER_CONDITION AND [current_hw_ila]
set_property CONTROL.CAPTURE_MODE ALWAYS [current_hw_ila]
run_hw_ila -trigger_now hw_ila_1
wait on hw ila hw ila 1
```

This example writes a trigger configuration file for the current hw\_ila object, to the specified file, but does not arm the current hw\_device:

```
run hw ila -file C:/Data/trigger config1
```

**NOTE:** A default file extension of .tas is assigned to the specified file.



- apply\_hw\_ila\_trigger
- current\_hw\_device
- current\_hw\_ila
- current\_hw\_ila\_data
- get\_hw\_devices
- get\_hw\_ilas
- get\_hw\_ila\_datas
- get\_hw\_probes
- reset\_hw\_ila
- set\_property
- upload\_hw\_ila\_data
- wait\_on\_hw\_ila
- write\_debug\_probes
- write\_hw\_ila\_data



# run\_hw\_sio\_scan

Run hardware SIO scans.

#### **Syntax**

run\_hw\_sio\_scan [-quiet] [-verbose] <hw\_sio\_scans>

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_scans></hw_sio_scans>	hardware SIO scans

### **Categories**

Hardware

## **Description**

Run the specified serial I/O analyzer link scan.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized Eye Scan hardware of Xilinx UltraScale devices or 7 Series FPGAs. The Vivado serial I/O analyzer feature lets you to create, run, and save link scans.

This command creates and returns a link scan object that you can use with the run\_hw\_sio\_scan command to run analysis on the specified links, or GT receivers. You can also save the scan to disk using the write\_hw\_sio\_scan command.

This command run analysis on the specified scan objects. If running in a Tcl script, you can suspend the script while the scan completes using the wait\_on\_hw\_sio\_scan command. You can stop a running scan using the stop\_hw\_sio\_scan command.

You can save the scan to disk using the write hw sio scan command.

You can remove the created scan object using remove hw sio scan.

This command returns the hw\_sio\_scan object, or returns an error if the command fails.



### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_sio\_scans> - (Required) Specify one or more hw\_sio\_scan objects to run. The hw\_sio\_scans must be specified as objects as returned by the create\_hw\_sio\_scan or get hw sio scans commands.

## **Example**

The following example runs the specified serial I/O analyzer scan:

run\_hw\_sio\_scan [lindex [get\_hw\_sio\_scans {SCAN\_3}] 0]

- create hw sio scan
- current\_hw\_device
- get\_hw\_sio\_scans
- remove\_hw\_sio\_scan
- run\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



# run\_hw\_sio\_sweep

Run hardware SIO sweeps.

#### **Syntax**

run\_hw\_sio\_sweep [-quiet] [-verbose] <hw\_sio\_sweeps>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_sweeps></hw_sio_sweeps>	hardware SIO sweeps

### **Categories**

Hardware

## **Description**

Run a serial I/O analyzer link sweep scan to run multiple scans across a range of values.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized features of Xilinx UltraScale devices or 7 Series FPGAs. It can also be helpful to run multiple scans on a the link with different configuration settings for the GTs. This can help you determine which settings are best for your design. The Vivado serial I/O analyzer feature enables you to define, run, and save link sweeps, or collections of link scans run across a range of values.

This command run analysis on the specified sweep scan objects. If running in a Tcl script, you can suspend the script while the sweep scan completes using the wait\_on\_hw\_sio\_sweep command. You can stop a running sweep scan using the stop\_hw\_sio\_sweep command.

You can save the sweep scan to disk using the write\_hw\_sio\_sweep command.

You can remove the created scan object using remove hw sio sweep.

This command returns the hw\_sio\_sweep object, or returns an error if the command fails.



### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_sio\_sweeps"> - (Required) Specify one or more hw\_sio\_sweep objects to run. The hw\_sio\_sweep must be specified as an object as returned by the get\_hw\_sio\_sweeps command.

## **Example**

The following example runs the specified sweep scan:

```
run_hw_sio_sweep [lindex [get_hw_sio_sweeps {SWEEP_0}] 0]
```

- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_sweep
- stop\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_sweep



# run\_state\_hw\_jtag

Change to a stable state of a specified transition.

#### **Syntax**

run\_state\_hw\_jtag [-state <args>] [-quiet] [-verbose] <stable\_state>

#### Returns

Hardware JTAG

### **Usage**

Name	Description
[-state]	valid state path sequence to stable_state
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<stable_state></stable_state>	valid stable_state - valid stable states IDLE, RESET, IRPAUSE, and DRPAUSE

### **Categories**

Hardware, Object

### **Description**

Transition the hw\_jtag object of the current hardware target to the specified TAP stable state.

A hw\_jtag object is created by the Hardware Manager feature of the Vivado Design Suite when a hardware target is opened in JTAG mode using the <code>open\_hw\_target -jtag\_mode command</code>.

The run state hw jtag command specifies:

- An ending or target TAP stable state to transition to.
- An optional state path list to transition through to get from the current state to the target state.



If an optional -state path list is defined, then the state list must contain all states needed to reach the stable state, or the command will return an error. If no state path list is defined, then the command will transition from the current state to the target state according to the state transition paths defined in the following table:

Current State	Target State	State Transition Path
DRPAUSE	RESET	DRPAUSE -> DREXIT2 -> DRUPDATE -> DRSELECT -> IRSELECT-> RESET
DRPAUSE	IDLE	DRPAUSE -> DREXIT2 -> DRUPDATE -> IDLE
DRPAUSE	DRPAUSE	DRPAUSE -> DREXIT2 -> DRUPDATE -> DRSELECT -> DRCAPTURE -> DREXIT1 -> DRPAUSE
DRPAUSE	IRPAUSE	DRPAUSE -> DREXIT2 -> DRUPDATE -> DRSELECT -> IRSELECT -> IRCAPTURE -> IREXIT12 -> IRPAUSE
IDLE	RESET	IDLE -> DRSELECT -> IRSELECT -> RESET
IDLE	IDLE	IDLE
IDLE	DRPAUSE	IDLE -> DRSELECT -> DRCAPTURE -> DREXIT1 -> DRPAUSE
IDLE	IRPAUSE	IDLE -> DRPAUSE -> IRSELECT ->IRCAPTURE ->
		IREXIT1 -> IRPAUSE
IRPAUSE	RESET	IRPAUSE -> IREXIT2 -> IRUPDATE -> DRSELECT ->
		IRSELECT -> RESET
IRPAUSE	IDLE	IRPAUSE -> IREXIT2 -> IRUPDATE -> IDLE
IRPAUSE	DRPAUSE	IRPAUSE -> IREXIT2 -> IRUPDATE -> DRSELECT ->
		DRCAPTURE -> DREXIT1 -> DRPAUSE
IRPAUSE	IRPAUSE	IRPAUSE -> IREXIT2 -> IRUPDATE -> DRSELECT ->
		IRSELECT -> IRCAPTURE -> IREXIT1 -> IRPAUSE
RESET	RESET	RESET
RESET	IDLE	RESET -> IDLE
RESET	DRPAUSE	RESET -> IDLE -> DRSELECT -> DRCAPTURE ->
		DREXIT1 -> DRPAUSE
RESET	IRPAUSE	RESET -> IDLE -> DRSELECT -> IRSELECT ->
		IRCAPTURE -> IREXIT1 -> IRPAUSE

This command returns the target stable state when successful, or returns an error if it fails.

## **Arguments**

-state <args> - (Optional) A valid path sequence of states to transition the hw\_jtag object from the current state to the target <stable state>. Valid states include:

- IDLE
- RESET
- DRSELECT, DRCAPTURE, DRSHIFT, DRPAUSE, DREXIT1, DREXIT2, DRUPDATE
- IRSELECT, IRCAPTURE, IRSHIFT, IRPAUSE, IREXIT1, IREXIT2, IRUPDATE

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<stable state> - (Required) Valid stable target state, or end state. Valid target states include:

- IDLE
- RESET
- DRPAUSE
- IRPAUSE

### **Example**

The following example transitions through various TAP stable states:

```
// Go to state RESET
run_state_hw_jtag RESET

// From current state RESET, go to DRPAUSE
run_state_hw_jtag DRPAUSE

// From DRPAUSE, go to IDLE state transitioning through
// the specified states
run_state_hw_jtag -state {DREXIT2 DRUPDATE IDLE} IDLE

// From IDLE, go to RESET, through the specified states
// note that specified path starts with an extra TCK
// clock cycle in the IDLE state
run state hw jtag RESET -state {IDLE DRSELECT IRSELECT RESET}
```

- connect\_hw\_server
- current\_hw\_target
- open\_hw\_target
- runtest\_hw\_jtag
- scan\_dr\_hw\_jtag
- scan\_ir\_hw\_jtag



# runtest\_hw\_jtag

Forces IEEE 1149.1 TAP state machine to a stable state for a specified wait period.

### **Syntax**

```
runtest_hw_jtag [-wait_state <arg>] [-end_state <arg>] [-sec <arg>]
[-max wait <arg>] [-tck <arg>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

### **Usage**

Name	Description
[-wait_state]	valid stable_state - valid stable states IDLE, RESET, IRPAUSE, and DRPAUSE
[-end_state]	valid stable_state - valid stable states IDLE, RESET, IRPAUSE, and DRPAUSE
[-sec]	Number of seconds to wait in wait_state
[-max_wait]	Maximum Number of seconds to wait in wait_state - max timeout
[-tck]	Number of TCK cycles to wait in wait_state Default: Number of TCK cycles to wait in wait_state
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Hardware, Object

## Description

Specify a wait operation for the hw\_itag object state machine which defines:

- Which TAP stable state to go to perform the wait operation.
- A wait time expressed as:
  - 'n' TCK cycles, where 'n' is a 32-bit unsigned decimal number.
  - A minimum and optionally maximum time in seconds to stay in the wait state, with min/max times specified as unsigned integers or real numbers.
- The TAP stable state to go after the wait operation has completed.



The default values for <code>-wait\_state</code> and <code>-end\_state</code> are IDLE. If a non-IDLE wait\_state or end\_state are defined, then the hw\_jtag object will first transition to the specified wait\_state before starting the wait operation. Once the wait time has elapsed, the hw\_jtag object transitions to the specified end\_state. When the wait\_state and/or end\_state are specified by the <code>runtest\_hw\_jtag</code> command, subsequent commands will use the same wait\_state/end\_state unless they are changed.

This command returns the end stable state, or returns an error if it fails.

**NOTE:** If the command cannot meet the wait time specification, then it will raise an exception that can be trapped by the Tcl catch command.

### **Arguments**

-wait\_state <arg> - (optional) Specify the state to to go to while in the wait state. Can be specified as one of the following TAP stable states: IDLE, RESET, IRPAUSE, or DRPAUSE. The default is IDLE.

-end\_state <arg> - (optional) Specify the state to transition into after the wait operation has completed. Can be specified as one of the following TAP stable states: IDLE, RESET, IRPAUSE, or DRPAUSE. The default is IDLE.

-sec <arg> - (Optional) 32-bit decimal integer specifying the minimum number of seconds to wait.

-max wait <arg> - (Optional) Maximum number of seconds to wait in wait\_state.

-tck <arg> - (Optional) 32-bit decimal integer specifying the number of JTAG clock cycles to wait.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



### **Example**

The following example walks through a series of runtest\_hw\_jtag commands with various wait\_states and end\_states specified:

```
// Wait in default IDLE state for 1000 TCKs,
// then go to end state DRPAUSE
runtest hw jtag -tck 1000 -end state DRPAUSE
// Go from DRPAUSE (end state defined in previous
// runtest hw jtag command) to IDLE and wait for
// 500 TCK clock cycles before going to DRPAUSE again
runtest hw jtag -tck 500
// Go from DRPAUSE to IDLE and wait for
//1,000,000 TCKs or at least
// 5 seconds before transitioning to DRPAUSE
runtest hw jtag -tck 1000000 -sec 5
// Go from DRPAUSE to IDLE and wait for
// at least 1 millisecond and at most 50 milliseconds
// before remaining in IDLE state
runtest hw jtag -sec 1.0E-3 -max wait 50.0E-3 -end state IDLE
// Go from IDLE to DRPAUSE and wait for at least
// 85 milliseconds before returning to IDLE state
runtest hw jtag -wait state DRPAUSE -sec 85E-3
// Go from IDLE to DRPAUSE state and wait for
// at least 1 second before returning to IDLE state
runtest hw jtag -sec 1
// Go to wait state IDLE (note: current end state is IDLE),
// wait for at least 10 milliseconds, then stay in IDLE state.
runtest hw jtag -wait state IDLE -sec 1E-2
```



**TIP:** The wait\_state or end\_state from the first runtest\_hw\_jtag command will be used in subsequent commands unless specifically changed.

- connect\_hw\_server
- current\_hw\_target
- open\_hw\_target
- run\_state\_hw\_jtag
- scan\_dr\_hw\_jtag
- scan\_ir\_hw\_jtag



# save\_bd\_design

Save an existing IP subsystem design to disk file.

#### **Syntax**

save bd design [-quiet] [-verbose] [<name>]

#### Returns

TCL\_OK, TCL\_ERROR if failed

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <name>]</name>	Name of design to save.

### **Categories**

**IPIntegrator** 

## **Description**

Saves any changes to the current or specified IP subsystem design in the IP Integrator feature of the Vivado Design Suite.

This command returns TCL\_OK if successful, or TCL\_ERROR if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - Specify the name of the IP subsystem design to save. If name is not specified, the current IP subsystem design will be saved.



# **Examples**

The following example saves the current IP subsystem design in the current project:

save\_bd\_design

- close\_bd\_design
- create\_bd\_design
- current\_bd\_design
- get\_bd\_designs
- open\_bd\_design



# save\_constraints

Save the current design's constraints.

### **Syntax**

save constraints [-force] [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
[-force]	Force constraints save, overwriting the target and source XDC if necessary
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Project

## Description

Saves any changes to the constraints files of the active constraints set. This command writes any changes to the constraints files to the project data on the hard drive; saving any work in progress and committing any changes.

## **Arguments**

-force - (Optional) Save the active constraints files regardless of whether any changes have been made, overwriting the current target constraints file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

The following example saves the constraints files for the active constraints set regardless of any changes to the files:

save\_constraints -force

#### See Also

save\_constraints\_as



# save\_constraints\_as

Save current design's constraints as a new set of constraints files.

### **Syntax**

save\_constraints\_as [-dir <arg>] [-target\_constrs\_file <arg>] [-quiet]
[-verbose] <name>

#### **Returns**

**Nothing** 

### **Usage**

Name	Description
[-dir]	Directory to save constraints to
[-target_constrs_file]	Target constraints file for the new fileset
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of the new constraints fileset

### **Categories**

**Project** 

### **Description**

Copies the active constraints set to create a new constraints set, with local copies of any constraints files that are part of the constraints set. You can also specify a new constraints file to use as the target for the copied constraints set.

Use this command to save changes to the constraints in a design without affecting the current constraints files. This allows you to do some "what-if" type development of design constraints.

**NOTE:** The new constraint set created by the <code>save\_constraints\_as</code> command will not be active in the design, although it will be referenced by the design. To make the constraints set active you must set the constrset property to point to the new constraints set for specific runs. See the example below.

## **Arguments**

-dir <arg> - (Optional) The directory into which constraints files are saved. If the directory is not specified, the new constraints set is located in the project sources directory. The constraints files from the active constraints set are copied into the specified directory.



-target\_constrs\_file <arg> - (Optional) Specifies a new target constraints file for the new constraints fileset. If a path is not specified as part of the file name, the file will be created in the fileset directory.

**NOTE:** You must specify the .xdc file extension, or the command will report a warning that the filetype is invalid, and cannot be set to the target constraint set. In this case, the existing target constraints file will be used as the target.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the constraints set to write.

## **Examples**

The following example saves the active constraints set into a new constraints set called constrs\_2, and copies any constraints files into the specified directory, as well as creating a new target constraints file for the constraints set:

```
save_constraints_as -dir C:/Data/con1 \
   -target constrs file rev1.xdc constrs 2
```

The following example saves the active constraints set as a new constraints set called newCon2, and copies any constraint files into the newCon2 constraint directory under project sources. The constrset property for the specified synthesis and implementation runs are then set to point to the new constraints set:

```
save_constraints_as newCon2
set_property CONSTRSET newCon2 [get_runs synth_1]
set property CONSTRSET newCon2 [get runs impl 1]
```

**NOTE:** The constraints set is not active in the design until it has been set to active for the current runs.

#### See Also

save\_constraints



# save\_project\_as

Save the current project under a new name.

### **Syntax**

save\_project\_as [-scan\_for\_includes] [-force] [-quiet] [-verbose]
<name> [<dir>]

#### Returns

Saved project object

### **Usage**

Name	Description
[-scan_for_includes]	Scan for include files and add them to the new project
[-force]	Overwrite existing project directory
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	New name for the project to save
[ <dir>]</dir>	Directory where the project file is saved Default: .

# **Categories**

**Project** 

# **Description**

Saves a currently open project file under a new name in the specified directory, or in the current working directory if no other directory is specified.

This command save a Vivado Design Suite project file (.xpr), or a project file for the Vivado Lab Edition (.lpr), in the specified directory.

The command returns the name of the saved project, or returns an error if it fails.

### **Arguments**

-scan\_for\_includes - (Optional) Scans all source files and adds any referenced Verilog 'include files into the project structure.



-force - (Optional) Overwrite the existing project. If the project name is already define in the specified directory then you must also specify the -force option for the tool to overwrite the existing project.

**NOTE:** If the existing project is currently open, the new project will overwrite the existing project on the disk, but both projects will be opened in the tool. In this case you should probably run the close project command prior to running create project.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) The name of the new project. This argument must appear before the
specified directory. Since these commands do not have parameters, the tool interprets the first
argument as <name> and uses the second argument as <dir>. The project file is saved as
<name> .xpr in the Vivado Design Suite, or <name> .lpr in the Vivado Lab Edition, and is
written into the specified directory <dir>.

<dir> - (Optional) The directory name in which to write the new project file. If the specified directory does not exist a new directory will be created. If the directory is specified with the complete path, the tool uses the specified path name. However, if <dir> is specified without a path, the tool looks for or creates the directory in the current working directory, or the directory from which the tool was launched.

**NOTE:** When creating a project in GUI-mode, the tool appends the filename <name> to the directory name <dir> and creates a project directory with the name <dir> /<name> and places the new project file and project data folder into that project directory.

# **Examples**

The following example saves the active project as a new project called myProject in a directory called myProjectDir:

save project as myProject myProjectDir

**NOTE:** Because <dir> is specified as the folder name only, the tool will create the project in the current working directory, or the directory from which the tool was launched.

The following example saves the current project to a new project called myProject in a directory called C:/Designs/myProjectDir. If you use the -force argument, the tool will overwrite an existing project if one is found in the specified location.

save\_project\_as myProject C:/Designs/myProjectDir -force

- create\_project
- current\_project
- open\_project



# save\_wave\_config

Saves the specified or current wave configuration object to the given filename.

## **Syntax**

save wave config [-object <args>] [-quiet] [-verbose] [<filename>]

#### Returns

The wave configuration object saved

## **Usage**

Name	Description
[-object]	The WCFG or wave configuration to save. Default: Current wave configuration
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <filename>]</filename>	Filename to save the specified or current wave configuration object

# **Categories**

Waveform

# Description

Save the current or specified wave configuration object to a specified filename.

If the wave configuration object has not been saved before, and does not have a FILE\_PATH property value, the <filename> is required and the NAME of the wave configuration object will be changed to match the specified <filename>.

If the specified wave configuration object has been previously saved, and has a FILE\_PATH property, the object will be written to its current location, and the <filename> does not need to be specified.

If the wave configuration object has a FILE\_PATH property, but a different <filename> is specified, the wave configuration object will be saved to the new <filename>, and the object will be renamed to match the specified <filename>.



## **Arguments**

-object <arg> - (Optional) Specify a wave configuration object to save. If the wave configuration object has not been saved to a file before, you must also specify the <filename>. If -object is not specified, the current wave configuration object, as returned by current wave config is saved to the specified <filename>.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<filename> - (Optional) Specify a path and <filename> to save the current or specified
wave configuration object. The <filename> should have a suffix of .wcfg, and the file suffix
will be assigned automatically if no other suffix is supplied.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

# **Examples**

The following example saves the specified wave configuration object to a new filename:

```
save_wave_config -object [get_wave_configs test.wcfg] \
C:/Data/project/newTest
```

**NOTE:** The wave config file will be assigned the .wcfq suffix since none is specified.

- create\_wave\_config
- current\_wave\_config
- get\_wave\_configs
- open\_wave\_config



# scan\_dr\_hw\_jtag

Perform shift DR on 'hw\_jtag'.

## **Syntax**

scan\_dr\_hw\_jtag [-tdi <arg>] [-tdo <arg>] [-mask <arg>] [-smask <arg>]
[-quiet] [-verbose] <length>

#### **Returns**

Hardware TDO

## **Usage**

Name	Description
[-tdi]	Hex value to be scanned into the target
[-tdo]	Hex value to be compared against the scanned value
[-mask]	Hex value mask applied when comparing TDO values
[-smask]	Hex value mask applied to TDI value
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<length></length>	Number of bits to be scanned.

# **Categories**

Hardware, Object

## **Description**

The scan\_dr\_hw\_jtag command specifies a scan pattern to be scanned into the JTAG interface target data register.

The command targets a hw\_jtag object which is created when the hw\_target is opened in JTAG mode through the use of the open\_hw\_target -jtag\_mode command.

When targeting the hw\_jtag object prior to shifting the scan pattern specified in the scan\_dr\_hw\_jtag command, the last defined header property (HDR) will be pre-pended to the beginning of the specified data pattern, and the last defined trailer property (TDR) will be appended to the end of the data pattern.

The options can be specified in any order, but can only be specified once. The number of bits represented by the hex strings specified for -tdi, -tdo, -mask, or -smask cannot be greater than the maximum specified by <length>. Leading zeros are assumed for a hex string if the number of bits represented by the hex strings specified is less than the <length>.



When shifting the data bits to the target data register, the scan\_dr\_hw\_jtag command moves the JTAG TAP from the current stable state to the DRSHIFT state according to the state transition table below:

Current State	Transitions to get to DRSHIFT state
RESET	IDLE -> DRSELECT -> DRCAPTURE -> DRSHIFT
IDLE	DRSELECT -> DRCAPTURE -> DRSHIFT
IRPAUSE	<pre>IREXIT2 -&gt; IRUPDATE -&gt; DRSELECT -&gt; DRCAPTURE -&gt; DRSHIFT</pre>
DRPAUSE	DREXIT2 -> DRSHIFT
DRPAUSE*	DREXIT2 -> DRUPDATE -> DRSELECT -> DRCAPTURE -> DRSHIFT

**NOTE:** \* With -force update option set.

After the last data bit is shifted into the target data register, the <code>scan\_dr\_hw\_jtag</code> command moves the JTAG TAP to the IDLE state, or to the stable state defined by the run\_state\_hw\_jtag command.

The scan\_dr\_hw\_jtag command returns a hex array containing captured TDO data from the hw\_jtag, or returns an error if it fails.

The command raises an error that can be trapped by the Tcl catch command if TDO data from the hw\_itag does not match specified -tdo argument.



**TIP:** If TDO and MASK arguments are specified, then the mask is applied to the -tdo option and the hw\_jtag TDO data returned before comparing the two.

#### **Arguments**

-tdi <arg> - (Optional) The value to be scanned into the target, expressed as a hex value. If this option is not specified, the -tdi value from the last scan\_dr\_hw\_jtag command will be used. The -tdi option must be explicitly specified for the first scan\_dr\_hw\_jtag command, and when the <length> changes.

-tdo < arg > - (Optional) Specifies the data value, expressed as a hex string, to be compared against the actual TDO value scanned out of the hw\_jtag data register. If this option is not specified no comparison will be performed. If the -tdo option is not specified, the -mask option will be ignored.

<code>-mask <arg> - (Optional)</code> The mask to use when comparing <code>-tdo</code> value against the actual TDO value scanned out of the hw\_jtag. A '1' in a specific bit position indicates the bit value should be compared. A '0' indicates the value should not be used for comparison. If <code>-mask</code> is not specified, the <code>-mask</code> value from the last <code>scan\_dr\_hw\_jtag</code> command will be used.



**IMPORTANT:** If the <length> changes and the -mask option is not specified, the -mask pattern used is all '1's.

<code>-smask <arg> - (Optional)</code> The mask to use with <code>-tdi</code> data. A '1' in a specific bit position indicates the TDI data in that bit position is significant; a '0' indicates it is not. The <code>-smask</code> option will be applied even if the <code>-tdi</code> option is not specified. If <code>-smask</code> is not specified, the <code>-smask</code> value from the last <code>scan\_dr\_hw\_jtag</code> command will be used.



**IMPORTANT:** If the <length> changes and the -smask option is not specified, the -smask pattern used is all '1's.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<length> - (Required) A 32-bit unsigned decimal integer greater than 0, specifying the
number of bits to be scanned from the data register.

## **Example**

The following example scans the JTAG data register for a 24 bit value:

```
scan dr hw jtag 24
```

The following example sends a 24 bit value 0x00\_0010 (LSB first) to TDI, then captures the data output, TDO, applies a mask with 0xF3\_FFFF, and compares the returned TDO value against the specified value -tdo 0x81\_8181:

```
scan dr hw jtag 24 -tdi 000010 -tdo 818181 -mask F3FFFF -smask 0
```

This example pads the specified TDI value 0x3f with leading 0x:

```
scan dr hw jtag 24 -tdi 3f
```

To break up a long data register shift into multiple SDR shifts, specify an end\_state of DRPAUSE. This will cause the first <code>scan\_dr\_hw\_jtag</code> command to end in the DRPAUSE stable state, and then the subsequent <code>scan\_dr\_hw\_jtag</code> commands will go to DREXIT2 state before going back to DRSHIFT.

```
run_state_hw_jtag DRPAUSE
scan_dr_hw_jtag 16 -tdi aabb
scan_dr_hw_jtag 16 -tdi ccdd
scan_dr_hw_jtag 16 -tdi ceff
scan ir hw jtag 6 -tdi 05
```

- connect hw server
- current\_hw\_target
- open\_hw\_target
- run\_state\_hw\_jtag
- runtest\_hw\_jtag
- scan\_ir\_hw\_jtag



# scan\_ir\_hw\_jtag

Perform shift IR on 'hw\_jtag'.

## **Syntax**

scan\_ir\_hw\_jtag [-tdi <arg>] [-tdo <arg>] [-mask <arg>] [-smask <arg>]
[-quiet] [-verbose] <length>

#### **Returns**

Hardware TDO

## **Usage**

Name	Description
[-tdi]	Hex value to be scanned into the target
[-tdo]	Hex value to be compared against the scanned value
[-mask]	Hex value mask applied when comparing TDO values
[-smask]	Hex value mask applied to TDI value
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<length></length>	Number of bits to be scanned.

# **Categories**

Hardware, Object

# **Description**

The scan\_ir\_hw\_jtag command specifies a scan pattern to be scanned into the JTAG interface target instruction register.

The command targets a hw\_jtag object which is created when the hw\_target is opened in JTAG mode through the use of the open\_hw\_target -jtag\_mode command.

When targeting the hw\_jtag object prior to shifting the scan pattern specified in the scan\_ir\_hw\_jtag command, the last defined header property (HIR) will be pre-pended to the beginning of the specified data pattern, and the last defined trailer property (TIR) will be appended to the end of the data pattern.

The options can be specified in any order, but can only be specified once. The number of bits represented by the hex strings specified for -tdi, -tdo, -mask, or -smask cannot be greater than the maximum specified by <length>. Leading zeros are assumed for a hex string if the number of bits represented by the hex strings specified is less than the <length>.



When shifting the bits into the target instruction register, the scan\_ir\_hw\_jtag command moves the JTAG TAP from the current stable state to the IRSHIFT state according to the state transition table below:

**NOTE:** \* With -force update option set.

After the last data bit is shifted into the target data register, the <code>scan\_ir\_hw\_jtag</code> command moves the JTAG TAP to the IDLE state, or to the stable state defined by the run\_state\_hw\_jtag command.

The scan\_ir\_hw\_jtag command returns a hex array containing captured TDO data from the hw\_jtag, or returns an error if it fails.

The command raises an error that can be trapped by the Tcl catch command if TDO data from the hw\_jtag does not match specified -tdo argument.



**TIP:** If TDO and MASK arguments are specified, then the mask is applied to the -tdo option and the hw\_jtag TDO data returned before comparing the two.

#### **Arguments**

-tdi <arg> - (Optional) The value to be scanned into the target, expressed as a hex value. If this option is not specified, the -tdi value from the last scan\_ir\_hw\_jtag command will be used. The -tdi option must be explicitly specified for the first scan\_ir\_hw\_jtag command, and when the <length> changes.

-tdo < arg > - (Optional) Specifies the data value, expressed as a hex string, to be compared against the actual TDO value scanned out of the hw\_jtag instruction register. If this option is not specified no comparison will be performed. If the -tdo option is not specified, the -mask option will be ignored.

<code>-mask <arg> - (Optional)</code> The mask to use when comparing <code>-tdo</code> value against the actual TDO value scanned out of the hw\_jtag. A '1' in a specific bit position indicates the bit value should be compared. A '0' indicates the value should not be used for comparison. If <code>-mask</code> is not specified, the <code>-mask</code> value from the last <code>scan\_ir\_hw\_jtag</code> command will be used.



**IMPORTANT:** If the <length> changes and the -mask option is not specified, the -mask pattern used is all '1's.



-smask <arg> - (Optional) The mask to use with -tdi data. A '1' in a specific bit position indicates the TDI data in that bit position is significant; a '0' indicates it is not. The -smask option will be applied even if the -tdi option is not specified. If -smask is not specified, the -smask value from the last scan\_ir\_hw\_jtag command will be used.



**IMPORTANT:** If the <length> changes and the -smask option is not specified, the -smask pattern used is all '1's.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<length> - (Required) A 32-bit unsigned decimal integer greater than 0, specifying the
number of bits to be scanned from the instruction register.

## **Example**

The following example scans the JTAG instruction register for a 24 bit value:

```
scan ir hw jtag 24
```

The following example sends a 24 bit value 0x00\_0010 (LSB first) to TDI, then captures the TDO output, applies a mask with 0xF3\_FFFF, and compares the returned TDO value against the specified value -tdo 0x81\_8181:

```
scan ir hw jtag 24 -tdi 000010 -tdo 818181 -mask F3FFFF -smask 0
```

This example pads the specified TDI value 0x3f with leading 0x:

```
scan ir hw jtag 24 -tdi 3f
```

To break up a long instruction register shift into multiple shifts, specify an end\_state of IRPAUSE. This will cause the first <code>scan\_ir\_hw\_jtag</code> command to end in the IRPAUSE stable state, and then the subsequent <code>scan\_ir\_hw\_jtag</code> commands will go to IREXIT2 state before going back to IRSHIFT.

```
run_state_hw_jtag IRPAUSE
scan_ir_hw_jtag 8 -tdi aa
scan_ir_hw_jtag 8 -tdi bb
scan_ir_hw_jtag 8 -tdi cc
scan_dr_hw_jtag 128 -tdi 0
```



- connect\_hw\_server
- current\_hw\_target
- open\_hw\_target
- run\_state\_hw\_jtag
- runtest\_hw\_jtag
- scan\_ir\_hw\_jtag



# select\_objects

Select objects in GUI.

## **Syntax**

select objects [-add] [-quiet] [-verbose] <objects>

#### Returns

Nothing

#### **Usage**

Name	Description
[-add]	Add to existing selection list
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	Objects to select

# **Categories**

**GUIControl** 

# **Description**

Selects the specified object in the appropriate open views in the GUI mode. This command is for display purposes only. You must use the <code>get\_selected\_objects</code> command to return the selected objects for use in other commands.

The select\_objects command may select secondary objects in addition to the primary object specified. The selection of secondary objects is controlled through the use of Selection Rules defined in the **Tools > Options** command. Refer to the *Vivado Design Suite User Guide: Using the IDE (UG893)* for more information on Setting Selection Rules.

Selected objects can be unselected with the unselect objects command.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Required) Specifies one or more objects to be selected.

# **Examples**

The following example selects the specified site on the device:

select\_objects [get\_sites SLICE\_X56Y214]

- get\_selected\_objects
- highlight\_objects
- mark\_objects
- unselect\_objects



# select\_wave\_objects

Display help for one or more topics.

#### **Syntax**

```
select wave objects [-quiet] [-verbose] <items>...
```

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<items></items>	select waveform objects

# **Categories**

Waveform

## **Description**

Selects the specified object in the Waveform window of the Vivado IDE. This command is for selecting displayed items in the Waveform window only, and is similar to the select\_objects command in the Vivado IDE.

**NOTE:** Use the <code>get\_hdl\_objects</code> command to select simulation objects in the open simulation, or current\_sim.

Unselect selected objects using the select\_wave\_objects command with an empty string: select\_wave\_objects ""

This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<items> - (Required) Specifies one or more items in the Waveform window to be selected.
Items are specified by name. Specifying an empty string unselects all currently selected
waveform objects.

# **Examples**

The following example selects the specified site on the device:

```
select wave objects {sys clk p sysc clk n}
```

- select\_objects
- unselect\_objects



# set\_bus\_skew

Define bus skew.

## **Syntax**

set\_bus\_skew [-from <args>] [-rise\_from <args>] [-fall\_from <args>]
[-to <args>] [-rise\_to <args>] [-fall\_to <args>] [-through <args>]
[-rise\_through <args>] [-fall\_through <args>] [-quiet] [-verbose]
<value>

#### **Returns**

Nothing

# **Usage**

Name	Description
[-from]	List of path startpoints or clocks
[-rise_from]	Apply to paths rising from the list of startpoints or clocks
[-fall_from]	Apply to paths falling from the list of startpoints or clocks
[-to]	List of path endpoints or clocks
[-rise_to]	Apply to paths with rise transition at the list of endpoints or clocks
[-fall_to]	Apply to paths with fall transition at the list of endpoints or clocks
[-through]	List of through pins, cells or nets
[-rise_through]	Apply to paths rising through pins, cells or nets
[-fall_through]	Apply to paths falling through pins, cells or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<value></value>	Constraint value

# **Categories**

**XDC** 



# Description

Set the bus skew requirement on bus signals that cross clock domains. The bus skew constraint defines the maximum spread between the fastest and slowest signals of the bus. The Vivado router will try to satisfy the <code>set\_bus\_skew</code> constraints. Example uses of the bus skew constraint include clock domain crossing for gray-coded pointers, MUX-controlled and MUX-data holding CDC buses.



**TIP:** Bus skew constraints are not overridden by clock groups, max delay, or false path, because set bus skew is a constraint between the signals of a bus, rather than on a particular path.

In order to not over constrain the skew requirement, the bus skew value should be about the smallest period of the two clock domains. This will prevent multiple data captures by the destination clock domain.

The set\_bus\_skew command requires a timing path defined by -from and -to. You can optionally specify -through values to further refine the path. You should specify explicit signal paths with -from/-to instead of specifying entire clock domains:

- set\_bus\_skew -from [get\_pins <hierarchy/C>] -to [get\_pins <hierarchy/D>] value
- set\_bus\_skew -from [get\_clocks <clock name>] -to get\_clocks <clock name] value</li>



**TIP:** Do not set bus skew constraints between timed synchronous clock domains.

You can use the report\_bus\_skew command to report the calculated skew on paths in the current design.

The set bus skew command returns nothing if successful, or an error if it fails.

# **Arguments**

- -from <args> (Optional) The starting points of the timing paths to set bus skew on. Pins or cells can be specified as timing path startpoints. You can also specify a clock object, and all startpoints clocked by the named clock will be analyzed.
- -rise\_from <args> (Optional) Set bus skew on the timing paths with rising edge transitions at the specified startpoints. If a clock object is specified, only the paths launched by the rising edge of the clock are considered as startpoints.
- -fall\_from <args> (Optional) Set bus skew on the timing paths with falling edge transitions at the specified startpoints. If a clock object is specified, only the paths launched by the falling edge of the clock are considered as startpoints.
- -to <args> (Optional) The endpoints, or destination objects of timing paths to define the bus skew on. Pins or cells can be specified as endpoints. A clock object can also be specified, in which case endpoints clocked by the named clock are analyzed.
- -rise\_to <args> (Optional) Set bus skew on the timing paths with rising edge transitions at the specified endpoints. If a clock object is specified, only the paths captured by the rising edge of the named clock are considered as endpoints.
- -fall\_to <args> (Optional) Set bus skew on the timing paths with falling edge transitions at the specified endpoints. If a clock object is specified, only the paths captured by the falling edge of the named clock are considered as endpoints.



-through <args> - (Optional) Set bus skew only on paths through the specified pins, cell instance, or nets. You can specify individual -through (or -rise\_through and -fall\_through) points in sequence to define a specific path through the design. The order of the through points is important to define a path. You can also specify through points with multiple objects, in which case the timing path can pass through any of the specified through objects.

-rise\_through <args> - (Optional) Set bus skew on the timing paths with rising edge transitions at the specified through points.

-fall\_through <args> - (Optional) Set bus skew on the timing paths with falling edge transitions at the specified through points.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<value> - Specifies the value of the acceptable bus skew in nanoseconds.

## **Examples**

The following example defines the bus skew between the gray-coded Read and Write pointers:

```
set_bus_skew -from [get_pins gray_coded_read_ptr[*]/C] \
   -to [get pins gray coded write ptr[*]/D] 2.5
```

- report\_bus\_skew
- report cdc
- report\_datasheet
- set data check



# set\_case\_analysis

Specify that an input is 1, 0, rising or falling.

#### **Syntax**

set\_case\_analysis [-quiet] [-verbose] <value> <objects>

#### Returns

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<value></value>	Logic value on the pin: Values: 0, 1, rising, falling, zero, one, rise, fall
<objects></objects>	List of ports or pins

## **Categories**

SDC, XDC

# **Description**

Specifies that a pin or port is in a steady state of 1, 0, rising or falling.

This command is usually used to force values onto the ports to help reduce the analysis space, runtime and memory consumption. It is important to let the Vivado timing engine know about signals that have a constant value. This is also critical to ensure that non-functional and irrelevant paths are not reported.

Setting a case value on a pin results in disabling timing analysis through that pin. This means that timing paths through that pin are not reported.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<value> - (Required) The value to use on the port or pin for timing analysis. The valid values
are 0 or zero, 1 or one, rise or rising, fall or falling. When the values ris(e)(ing) or fall(ing) are
specified, the given pins or ports are only considered for timing analysis with the specified
transition. The other transition is disabled. The default setting is 1.

<objects> - (Required) One or more ports or pins on which to apply the <value>.

# **Examples**

In the example below, two clocks are created on the input pins of the BUFGMUX, clock\_sel, but only clk\_B is propagated through the output pin after setting the constant value 1 on the selection pin S:

```
create_clock -name clk_A -period 10.0 [get_pins clock_sel/I0]
create_clock -name clk_B -period 15.0 [get_pins clock_sel/I1]
set case analysis 1 [get pins clock sel/S]
```

- · create clock
- report\_timing



# set\_clock\_groups

Set exclusive or asynchronous clock groups.

## **Syntax**

```
set_clock_groups [-name <arg>] [-logically_exclusive]
[-physically_exclusive] [-asynchronous] [-group <args>]
[-quiet] [-verbose]
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-name]	Name for clock grouping
[-logically_exclusive]	Specify logically exclusive clock groups
[-physically_exclusive]	Specify physically exclusive clock groups
[-asynchronous]	Specify asynchronous clock groups
[-group]	Clocks List
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

SDC, XDC

# Description

Define clocks, or groups of clocks, that are exclusive with or asynchronous to other clocks in the design. Exclusive or asynchronous clocks are not active at the same time, and paths between them can be ignored during timing analysis.

Using this command is similar to defining false path constraints for data paths moving between exclusive or asynchronous clock groups.

If only one group is specified, the clocks in that group are asynchronous or exclusive to all other clocks in the design, but not to each other. If a new clock is created after the set\_clock\_groups command, it is asynchronous to that group as well.

This command can also be used for multiple clocks that are derived from a single BUFGMUX as both of the clocks will not be active at the same time.

**NOTE:** This command operates silently and does not return direct feedback of its operation.



## **Arguments**

-name <group\_name> - (Optional) Name of the clock group to be created. A name will be automatically assigned if one is not specified.

-logically exclusive - (Optional) The specified clocks are logically exclusive.

**NOTE:** -logically\_exclusive, -physically\_exclusive and -asynchronous are mutually exclusive arguments.

-physically\_exclusive - (Optional) The specified clocks are physically exclusive, and cannot exist in the design at the same time.

-asynchronous - (Optional) The specified clocks are asynchronous to one another.

-group <args> - (Optional) The list of clocks to be included in the clock group. Each group of clocks is exclusive with or asynchronous with the clocks specified in all other groups.



**TIP:** If only one group of clocks is specified, that group is exclusive with or asynchronous to all other clocks in the design. Clocks can be specified by name, or as clock objects returned by the get\_clocks command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

Group all the elements driven by src\_clk and sync\_clk into separate clock groups. The clock groups are asynchronous to each other:

```
set clock groups -group src clk -group sync clk -asynchronous
```

The following example includes the generated clocks of the specified clocks, and adds those to the clock group:

```
set_clock_groups -group [get_clocks -include_generated_clocks src_clk] \
-group [get clocks -include generated clocks sync clk] -asynchronous
```

**NOTE:** In the preceding example, src\_clk and sync\_clk, and all their generated clocks, are asynchronous. Otherwise the generated clocks would be timed against each other and the other master clock.

In this example, the specified clocks are grouped together, and are asynchronous to all other clocks in the design:

```
set_clock_groups -async -group [get_clocks {J_CLK U_CLK}]
```

- get\_clocks
- set\_false\_path



# set\_clock\_latency

Capture actual or predicted clock latency.

## **Syntax**

```
set_clock_latency [-clock <args>] [-rise] [-fall] [-min] [-max]
[-source] [-late] [-early] [-quiet] [-verbose] <latency> <objects>
```

#### **Returns**

Nothing

## **Usage**

Name	Description
[-clock]	List of relative clocks
[-rise]	Specify clock rise latency
[-fall]	Specify clock fall latency
[-min]	Specify clock rise and fall min condition latency
[-max]	Specify clock rise and fall max condition latency
[-source]	Specify clock rise and fall source latency
[-late]	Specify clock rise and fall late source latency
[-early]	Specify clock rise and fall early source latency
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<latency></latency>	Latency value
<objects></objects>	List of clocks, ports or pins

# **Categories**

SDC, XDC

## **Description**

This command defines a clock's source or network latency for specified clocks, ports, or pins.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

Source latency is the time in nanoseconds that a clock signal takes to propagate from its waveform origin to the clock definition point in the design. For example, this would be the time delay for the clock to propagate from its source (oscillator) on the system board to the FPGA input port.



Network latency is the time a clock signal takes to propagate from its definition point in the design to a register clock pin on the timing path. The total clock latency at a register clock pin is the sum of a clock's source latency and network latency.

## **Arguments**

- -clock <args> (Optional) Specifies a list of clocks associated with the <latency> assigned to the specified <objects>. If the -clock argument is not used, the clock <latency> will be applied to all clocks passing through the specified pins and ports.
- -rise (Optional) Defines the latency for the rising clock edge.
- -fall (Optional) Defines the latency for the falling clock edge.
- -min (Optional) Defines the minimum latency for the specified clocks for multi-corner analysis.
- -max (Optional) Defines the maximum latency for the specified clocks for multi-corner analysis.

**NOTE:** The -min and -max options are mutually exclusive.

-source - (Optional) Defines the specified <latency> as a source latency. Clock source latencies can only be specified for clock objects and clock source pins.

**NOTE:** Without the -source argument the <latency> is considered as network latency.

- -late (Optional) The time delay specified by -latency is how late the clock edge arrives.
- -early (Optional) The time delay specified by -latency is how early the clock edge arrives.

**NOTE:** The <code>-early</code> and <code>-late</code> options are mutually exclusive, and can only be specified when <code>-source</code> is also specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

- <latency> (Required) The amount of clock latency, specified as nanoseconds, to apply.
- <objects> (Required) The clock, port, or pin objects on which to apply the latency.
  Specifying pin or port objects assigns the latency to all register clock pins in the transitive fanout of the pins or ports. If -clock is used, the latency is applied to all register clock pins of the specified clocks.

**NOTE:** If <objects> specifies a clock, the -clock argument is unnecessary, and is ignored.

# **Examples**

This example will set an early latency on the rising edge of CLK\_A.

set\_clock\_latency -source -rise -early 0.4 [get\_ports CLK\_A]



# See Also

report\_timing



# set\_clock\_sense

Set clock sense on ports or pins.

## **Syntax**

set\_clock\_sense [-positive] [-negative] [-stop\_propagation] [-clocks
<args>] [-quiet] [-verbose] consequence

#### **Returns**

Nothing

## **Usage**

Name	Description
[-positive]	Specify positive unate (non_inverting) clock sense
[-negative]	Specify negative unate (inverting) clock sense
[-stop_propagation]	Stop clock propagation from specified pins
[-clocks]	List of clocks
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pins></pins>	List of port and/or pins

# **Categories**

SDC, XDC

# **Description**

Sets clock sense at specified ports or pins. This is used to define the positive or negative unateness at the pin relative to a clock object. However, the specified unateness only applies at a non-unate point in the clock network, at a point where the clock signal cannot be determined. Since the clock signal is not determined, the defined clock sense propagates forward from the given pins.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

# **Arguments**

-positive - (Optional) The unate clock sense is positive (non\_inverting).

-negative - (Optional) The unate clock sense is negative (inverting).



-stop\_propagation - (Optional) Stop the propagation of clocks in the -clocks argument from the specified pins or ports. Propagation of the clock as clock and data is stopped.

**NOTE:** -positive, -negative, and -stop propagation are mutually exclusive.

-clocks <args> - (Optional) A list of clocks on which to apply the clock sense for the specified pins and ports . If the -clocks argument is not used, the clock sense will be applied to all clocks passing through the specified pins and ports.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<pins> - (Required) List of ports and pins to propagate the clock sense to.

# **Examples**

The following example specifies that only the positive unate paths will propagate through the output pin of the XOR gate as compared with the original clock.

set clock sense -positive [get pins xor a.z]

- create clock
- get\_pins



# set\_clock\_uncertainty

Set clock uncertainty.

## **Syntax**

set\_clock\_uncertainty [-setup] [-hold] [-from <args>] [-rise\_from
<args>] [-fall\_from <args>] [-to <args>] [-rise\_to <args>] [-fall\_to
<args>] [-quiet] [-verbose] <uncertainty> [<objects>]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-setup]	Specify clock uncertainty for setup checks
[-hold]	Specify clock uncertainty for hold checks
[-from]	Specify inter-clock uncertainty source clock
[-rise_from]	Specify inter-clock uncertainty source clock with rising edge
[-fall_from]	Specify inter-clock uncertainty source clock with falling edge
[-to]	Specify inter-clock uncertainty destination clock
[-rise_to]	Specify inter-clock uncertainty destination clock with rising edge
[-fall_to]	Specify inter-clock uncertainty destination clock with falling edge
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<uncertainty></uncertainty>	Uncertainty of clock network
[ <objects>]</objects>	List of clocks, ports or pins

# **Categories**

SDC, XDC



# Description

This command is used to add to the uncertainty of a clock in the design, and does not override the default jitter calculation. This is referred to as the user clock uncertainty. The set\_clock\_uncertainty command provides a convenient mean to over-constrain some clocks in the design without changing the clock definitions and relationships. It can constrain setup and hold paths separately thanks to the -setup and -hold options.

Clock uncertainty is the maximum variation, specified in nanoseconds (ns), between two clock edges at registers within a single clock domain, or crossing between clock domains.

The clock uncertainty is used during setup and hold analysis, where uncertainty is calculated for each timing path based on the clock edges used by the analysis and the clock tree topology. For example, for a path where the startpoint and endpoint are connected to the same clock net, the clock uncertainty is null because the same clock edge is used for both source and destination, unless the set\_clock\_uncertainty command is used to add uncertainty for the min delay analysis. The Vivado timing engine uses clock uncertainty in the slack calculation as determined by the following equation:

Setup Slack = Setup Path Requirement - Data Delay - Clock Uncertainty + Clock Skew

Clock Uncertainty is a function of different elements of jitter, as determined by the following equation which is returned by the report\_timing\_summary or report\_timing commands:

Clock Uncertainty =  $(\sqrt{(T_{si}^2 + D_i^2)})/2 + PE + UU$ 

#### Where:

- $T_{sj}$  = Total System Jitter as calculated using the system jitter. See set\_system\_jitter.
- D<sub>j</sub> = Discrete jitter is the amount of jitter introduced by hardware primitives such as MMCM or PLL. Discrete jitter is a feature of clocks generated by the MMCM, which includes the input jitter defined on the primary clock. See set input jitter.
- PE = Phase Error, which comes from the MMCM/PLL device model.
- UU = User Uncertainty, which defines the user clock uncertainty specified by this set clock uncertainty command.



**TIP:** SYSTEM\_JITTER is reported as a property of clocks, although it applies to all clocks in the design. INPUT\_JITTER is also a property of primary clocks. These properties can be returned by the get\_property or report\_property commands. Jitter and clock uncertainty are reported by the report\_timing\_summary and report\_timing\_commands.

This command returns nothing if successful, or returns an error if it fails.

# Arguments

- -setup (Optional) The specified clock uncertainty is applied during setup checks.
- -hold (Optional) The specified clock uncertainty is applied during hold checks.
- -from <source clock name> (Optional) Specify inter-clock uncertainty source clock.
- -rise\_from <source\_clock\_name> (Optional) Specify inter-clock uncertainty source clock with rising edge.
- -fall\_from <source\_clock\_name> (Optional) Specify inter-clock uncertainty source clock with falling edge.



- -to <destination\_clock\_name> (Optional) Specify inter-clock uncertainty destination clock.
- -rise\_to <destination\_clock\_name> (Optional) Specify inter-clock uncertainty destination clock with rising edge.
- -fall\_to <destination\_clock\_name> (Optional) Specify inter-clock uncertainty destination clock with falling edge.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<uncertainty> - (Required) Uncertainty of the clock network, specified in nanoseconds.
<objects> - (Optional) List of clocks, ports, or pins to apply the uncertainty to.

# **Examples**

The following example defines the uncertainty between all clock domains:

```
set clock uncertainty 0.225 -from [get clocks] -to [get clocks]
```

The following command defines setup and hold uncertainty within the wbClk clock domain:

```
set_clock_uncertainty -setup 0.213 [get_clocks wbClk]
set clock uncertainty -hold 0.167 [get clocks wbClk]
```

- create\_clock
- create\_generated\_clock
- get\_clocks
- set\_input\_jitter
- set\_system\_jitter



# set\_data\_check

Create data to data checks.

## **Syntax**

set\_data\_check [-from <args>] [-to <args>] [-rise\_from <args>]
[-fall\_from <args>] [-rise\_to <args>] [-fall\_to <args>] [-setup]
[-hold] [-clock <args>] [-quiet] [-verbose] <value>

#### Returns

Nothing

## **Usage**

Name	Description
[-from]	From pin/port of data to data check
[-to]	To pin/port of the data to data check
[-rise_from]	Rise from pin/port of data to data check
[-fall_from]	Fall from pin/port of data to data check
[-rise_to]	Rise to pin/port of data to data check
[-fall_to]	Fall to pin/port of data to data check
[-setup]	Specify data check setup time
[-hold]	Specify data check hold time
[-clock]	Specify the clock domain at related pin/port of the checks
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<value></value>	Setup or hold time of the defined checks

# **Categories**

SDC, XDC

# Description

Performs a setup and hold check for a data pin with respect to another data pin. This is different from a conventional setup and hold check that is done with respect to a clock pin.



This command defines min and max requirements between two endpoints, similar to setup (max) and hold (min) timing checks. Setup and hold checks are referenced from the related pin, specified by -from, to the constrained pin, specified by -to. The related pin is similar to the clock pin in a conventional setup and hold check. The timing analysis compares arrival times between the two specified endpoints. The difference must be less than the set\_data\_check <value> requirement in order to meet timing.

Limitations of the set data check command include:

- Variations in the destination clock delay are ignored.
- This command is used for timing purposes only, and is not considered by the Vivado placer or router.

**NOTE:** This command returns nothing if successful, or returns an error if it fails.

### **Arguments**

- -from <value> (Optional) Check the datapath from the specified data pin, port, or net. The -from argument specifies the related pin.
- -to <value> (Optional) Check the datapath to the specified data pin, port, or net. The -to argument specifies the constrained pin
- -rise\_from <value> (Optional) Check the datapath from the rising edge of the specified data pin, port, or net.
- -fall\_from <value> (Optional) Check the datapath from the falling edge of the specified data pin, port, or net.
- -rise\_to <value> (Optional) Check the datapath to the rising edge of the specified data pin, port, or net.
- -fall\_to <value> (Optional) Check the datapath to the falling edge of the specified data pin, port, or net.
- -setup <value> (Optional) Perform only the setup data check. The default is to perform both setup and hold checks.
- -hold <value> (Optional) Perform the hold data check. The default is to perform both setup and hold checks.
- -clock <value> (Optional) Specify the clock domain at the related pin or port of the checks.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<value> - (Required) The setup or hold time specified in nanoseconds (ns) for the defined
data checks.



# **Examples**

The following example defines a data check for a setup violation from pin A\_IN to pin C\_IN:

```
set data check -from A IN -to C IN -setup 2.0
```

In the above example, A\_IN is the related pin and C\_IN is the constrained pin. The above constraint would do a setup check of C\_IN with respect to A\_IN. The data at C\_IN should arrive 2.0 ns prior to the edge of A\_IN.

- report\_timing
- set\_min\_delay
- set\_max\_delay



# set\_delay\_model

Sets the interconnect delay model for timing analysis.

## **Syntax**

set\_delay\_model [-interconnect <arg>] [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-interconnect]	Interconnect delay model used for timing analysis: Values: estimated, actual(default), none
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Timing

## **Description**

Sets the interconnect delay model for timing analysis. There are three settings for the interconnect delay model: "actual", "estimated", or "none".

- If "actual" is selected, the actual delay from the routed interconnect will be used in timing analysis. If the design is only partially routed, then the actual delay from the routed portion will be used, along with estimated delay for the unrouted portion. The timing report will provide details regarding the source of the calculated delay.
- If "estimated" delays are selected, the timing analysis will include an estimate of the interconnect delays based on the placement and connectivity of the design onto the device prior to implementation. Estimated delay can be specified even if the design is fully routed.
- If "none" is selected, then no interconnect delay is included in the timing analysis, and only the logic delay is applied.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

# **Arguments**

-interconnect [ actual | estimated | none ] - (Optional) Delay model to be used. The default setting is actual.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

#### **Examples**

The following command will use a timing delay model which is an estimated value.

set delay model -interconnect estimated

#### See Also

report\_timing



# set\_disable\_timing

Disable timing arcs.

## **Syntax**

set\_disable\_timing [-from <arg>] [-to <arg>] [-quiet] [-verbose]
<objects>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-from]	From pin on cell
[-to]	To pin on cell
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of cells or pins, ports, lib-cells, lib-pins, libcell/cell timing-arcs

# **Categories**

SDC, XDC, Timing

# Description

Disables timing arcs within a specified cell or cells that lead to the output pins of the cell. Only the I/O paths between the clock port and the outputs of the cell are disabled.

The purpose of disabling a timing arc is to prevent timing analysis through the arc.

If a <cell> is specified, then all timing arcs in that cell are disabled. If the optional -from and -to arguments are specified, then the timing arcs are defined by the from/to pins. If only -from is specified then all timing arcs from that pin are disabled. If only -to is specified then all timing paths to that pin are disabled.

If a <port> is specified, then all timing paths from a specified input port are disabled, or timing paths to a specified output port are disabled.

**NOTE:** This command operates silently and does not return direct feedback of its operation



## **Arguments**

-from <pin\_name> - (Optional) Specifies the source pin of an object cell. The pin\_name is specified by name only, without the need for the hierarchical cell name, which is defined by the <object>.

-to <pin\_name> - (Optional) Specifies the destination pin of an object cell. The pin\_name is specified by name only, without the need for the hierarchical cell name, which is defined by the <object>.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) A list of one or more objects on which to disable the timing arcs. Must be specified as Vivado objects returned by get\_cells or other appropriate Tcl commands. Can be any of the following types of objects: cells, ports, pins, lib-cells, lib-pins, lib-cell/cell timing arcs.

## **Examples**

The following example disable the timing check between AX to AMUX pin of cell abc:

```
set_disable_timing -from C -to R [get_cells OpMode_pad_0_o_reg[0]]
```

The following example disables the timing arcs between the specified input pin to the specified output pin of a BRAM cell:

```
set_disable_timing -from WEBWE[3] -to CLKMEM [get_cells \
   ldpc_dout360_channel/U_AP_FIFO_ldpc_dout360_channel_ram/mem_reg_0]
```

The following example disables all timing arcs of the specified cell:

```
set arcs [get_timing_arcs -of_objects [get_cells \
    ldpc_dout360_channel/U_AP_FIFO_ldpc_dout360_channel_ram/mem_reg_0]]
set_disable_timing $arcs
```

- get\_cells
- get\_timing\_arcs
- report\_timing



# set\_external\_delay

Set external delay.

### **Syntax**

```
set_external_delay -from <args> -to <args> [-min] [-max] [-add]
[-quiet] [-verbose] <delay value>
```

#### Returns

Nothing

### **Usage**

Name	Description
-from	Output port
-to	Input port
[-min]	Specifies minimum delay
[-max]	Specifies maximum delay
[-add]	Add to existing external delay
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<delay_value></delay_value>	External (feedback) delay value

## **Categories**

XDC, Timing

### **Description**

Sets the external (feedback) delay in nanoseconds (ns) between an output and input port. The external delay is used in the calculation of the PLL/MMCM compensation delay for PLLs/MMCMs with external feedback.

A min or max value can be specified. By default the value specified applies to both min (hold) and max (setup) compensation delays.

The command returns the defined delay.

## **Arguments**

-from <arg> - (Required) The output port name.

-to <arg> - (Required) The input port name.



- -min (Optional) Specifies the delay\_value is a minimum delay value for hold time analysis.
- -max (Optional) Specifies the delay\_value is a maximum delay value for setup analysis.
- -add (Optional) Add the specified delay to the existing external delay value.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<delay\_value> - (Required) The external delay value specified as nanoseconds (ns). The
default value is 0.

## **Examples**

The following example sets the external feedback delay to 1.0 ns between the port ClkOut and ClkFb:

set external delay -from [get ports ClkOut] -to [get ports ClkFb] 1.0

- report\_timing
- set\_input\_delay
- set\_output\_delay



# set\_false\_path

Define false path.

### **Syntax**

set\_false\_path [-setup] [-hold] [-rise] [-fall] [-reset\_path] [-from
<args>] [-rise\_from <args>] [-fall\_from <args>] [-to <args>] [-rise\_to
<args>] [-fall\_to <args>] [-through <args>] [-rise\_through <args>]
[-fall\_through <args>] [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
[-setup]	Eliminate setup timing analysis for paths
[-hold]	Eliminate hold timing analysis for paths
[-rise]	Eliminate only rising delays for the defined paths
[-fall]	Eliminate only falling delays for the defined paths
[-reset_path]	Reset this path before setting false path
[-from]	List of path startpoints or clocks
[-rise_from]	Apply to paths rising from the list of startpoints or clocks
[-fall_from]	Apply to paths falling from the list of startpoints or clocks
[-to]	List of path endpoints or clocks
[-rise_to]	Apply to paths with rise transition at the list of endpoints or clocks
[-fall_to]	Apply to paths with fall transition at the list of endpoints or clocks
[-through]	List of through pins, cells or nets
[-rise_through]	Apply to paths rising through pins, cells or nets
[-fall_through]	Apply to paths falling through pins, cells or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

SDC, XDC



### **Description**

Sets false timing paths in the design that are ignored during timing analysis.

**NOTE:** This command operates silently and does not return direct feedback of its operation

### **Arguments**

- -setup (Optional) Eliminate setup timing analysis for specified timing paths.
- -hold (Optional) Eliminate hold timing analysis for specified timing paths.
- -rise (Optional) Eliminate rising delays for the specified timing paths.
- -fall (Optional) Eliminate falling delays for the specified timing paths.
- -reset\_path (Optional) Reset the timing path before setting false path. This clears all exception-based timing constraints from the defined timing path.
- -from <element name> (Optional) List of path origins or clocks. A valid startpoint is a clock object, the clock pin of sequential logic, or an input or bidirectional port.
- -rise\_from <element\_name> (Optional) Apply to paths rising from the list of origins
  or clocks
- -fall\_from <element\_name> (Optional) Apply to paths falling from the list of origins
  or clocks
- -to <element name> (Optional) List of path endpoints or clocks
- -rise\_to <element\_name> (Optional) Apply to paths with rise transition at the list of endpoints or clocks
- -fall\_to <element\_name> (Optional) Apply to paths with fall transition at the list of endpoints or clocks
- -through <element name> (Optional) List of through pins, cells or nets
- -rise\_through <element\_name> (Optional) Apply to paths rising through pins, cells
  or nets
- -fall\_through <element\_name> (Optional) Apply to paths falling through pins, cells
  or nets
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example eliminates the setup timing for paths from the bftClk:

set false path -setup -from bftClk



The following example excludes paths between the two clocks from timing analysis:

```
set_false_path -from [get_clocks GTO_RXUSRCLK2_OUT] \
   -to [get clocks DRPCLK OUT]
```

- get\_clocks
- get\_pins
- get\_ports
- report\_timing



# set\_hierarchy\_separator

Set hierarchical separator character.

### **Syntax**

set hierarchy separator [-quiet] [-verbose] [<separator>]

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <separator>]</separator>	Hierarchy separator character Default: /

### **Categories**

SDC, XDC

### **Description**

Sets the character that will be used for separating levels of hierarchy in the design.

**NOTE:** This command operates silently and does not return direct feedback of its operation

## Arguments

<separator> - (Optional) The new character to use as a hierarchy separator. Valid characters
to use as the hierarchy separator are: '/', '@', '^', '#', '.', and '|'. The default character is '/', and
is used when no <separator> is specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



# **Examples**

This example changes the hierarchy separator to the '|' character:

set hierarchy separator |

The following example restores the default hierarchy separator, '/':

set\_hierarchy\_separator

# See Also

get\_hierarchy\_separator



# set\_hw\_sysmon\_reg

Set the system monitor register value.

### **Syntax**

set\_hw\_sysmon\_reg [-quiet] [-verbose] <hw\_sysmon> <hexaddress>
<hexdata>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sysmon></hw_sysmon>	hw_sysmon object
<hexaddress></hexaddress>	Hex address to write to
<hexdata></hexdata>	Hex write value

## **Categories**

Hardware

### **Description**

Set the system monitor register at the specified address to the hex value specified. This command identifies a register on the hw\_sysmon on the current device through its hex address value, and sets the specified hex data value into that register.



**IMPORTANT:** Some of the registers on the system monitor are read-only and cannot be set directly. This command has no effect if you try to set the value of a read-only register on the system monitor.

The System Monitor (SYSMON) Analog-to-Digital Converter (ADC) is used to measure die temperature and voltage on the hw\_device. The Sysmon monitors the physical environment via on-chip temperature and supply sensors. The ADC can access up to 17 external analog input channels.



Data for the system monitor is stored in dedicated registers, called status and control registers, accessible through the <code>get\_hw\_sysmon\_reg</code> and <code>set\_hw\_sysmon\_reg</code> commands. Refer to the Register Interface in *UltraScale Architecture System Monitor User Guide (UG580)*, or 7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480) for more information on the addresses of specific system monitor registers.

Although the set\_hw\_sysmon\_reg command lets you directly write the specified hex data value into the registers of a system monitor, the recommended procedure is to update the values of properties on the hw\_sysmon object using the set\_property command, and then write the property values to the hw\_sysmon object using the commit\_hw\_sysmon command.

The set\_hw\_sysmon\_reg command writes the specified hex value to the hw\_sysmon\_reg object on the hw\_sysmon object at the specified address but returns nothing, or returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_sysmon"> - (Required) Specify the hw\_sysmon object to set the registers of. The hw\_sysmon object must be specified as an object returned by the get hw sysmon command.

<hexaddress> - (Required) Specify the hex address of the status register on the system
monitor to set the value of.

<hexdata> - (Required) Specify the data, as a hex value, to populate into the register defined by the hex address.

### **Example**

The following example sets the specified hex data value into the register at the hex address of the system monitor on the current hardware device:

set hw sysmon reg [current hw device] 00 9D28

- commit\_hw\_sysmon
- connect\_hw\_server
- current\_hw\_device
- get\_hw\_sysmons
- get\_hw\_sysmon\_reg
- open\_hw\_target
- refresh\_hw\_sysmon



# set\_input\_delay

Set input delay on ports.

### **Syntax**

set\_input\_delay [-clock <args>] [-reference\_pin <args>] [-clock\_fall]
[-rise] [-fall] [-max] [-min] [-add\_delay] [-network\_latency\_included]
[-source\_latency\_included] [-quiet] [-verbose] <delay> <objects>

### **Returns**

Nothing

### **Usage**

Name	Description
[-clock]	Relative clock
[-reference_pin]	Relative pin or port
[-clock_fall]	Delay is relative to falling edge of clock
[-rise]	Specifies rising delay
[-fall]	Specifies falling delay
[-max]	Specifies maximum delay
[-min]	Specifies minimum delay
[-add_delay]	Don't remove existing input delay
[-network_latency_included]	Specifies network latency of clock already included
[-source_latency_included]	Specifies source latency of clock already included
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<delay></delay>	Delay value
<objects></objects>	List of ports

## **Categories**

SDC, XDC



### **Description**

Specifies the external system-level path delay on a primary input port relative to a clock edge at the interface of the design. The input delay value is specified in nanoseconds (ns), and can be positive or negative, depending on the clock and data relative phase at the interface of the device.

To accurately model the system-level timing of your Xilinx FPGA design, you must assign timing delays for objects external to the FPGA onto the primary input or output ports in your design. These delays are defined by the set input delay and set output delay commands.



**IMPORTANT:** If the input port also has a <code>set\_max\_delay</code> constraint assigned, the specified input delay value is considered part of the max\_delay computation. That is, the input delay consumes a portion of the max delay on the timing path that includes the input port.

This command returns nothing if successful, or returns an error if it fails.

### **Arguments**

- -clock <arg> (Optional) Indicates that the input delay is relative to the specified clock. By default the rising edge is used. However the -clock\_fall argument can be used to indicate that the falling edge should be used instead.
- -reference\_pin <arg> (Optional) Specifies that the delay is relative to the active edge of a clock appearing on the specified pin or port rather than a clock.
- -clock\_fall (Optional) Specifies that the delay is relative to a falling edge of the clock rather than rising edge.
- -rise (Optional) Specifies the input delay applies to rising transitions on the specified ports. The default is to apply the delay for both rising and falling transitions.
- -fall (Optional) Specifies the input delay applied to falling transitions on the specified ports. The default is to apply the delay for both rising and falling transitions.
- -max (Optional) Indicates the input delay specified is only used when calculating the maximum (longest) path delays.
- -min (Optional) Indicates the input delay specified is only used when calculating the minimum (shortest) path delays.
- -add\_delay (Optional) Add the specified delay to any existing delay on the port. The default behavior is to replace the existing delays.
- -network\_latency\_included (Optional) Indicates that the clock network latency of the reference clock is included in the delay value. The Vivado timing engine considers the clock edge reaching the capture flop after the clock latencies unless the specified input or output delay value includes the source latency or network latency.
- -source\_latency\_included (Optional) Indicates that the source latency of the relative clock is included in the specified delay value.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<delay> - (Required) The input delay specified as nanoseconds (ns) to apply to the specified
ports. Valid values are floating point numbers, with a default value of 0.

<objects> - (Required) The list of ports to which the delay value will be assigned.

### **Examples**

The following example specifies the input delay on port DIN. The input delay is 3 and is relative to the rising edge of clock clk1:

```
set input delay -clock clk1 3 DIN
```

The following example specifies the input delay on port DIN. The input delay is 2 and is relative to the falling edge of the clock clk1:

```
set input delay -clock fall -clock clk1 2 DIN
```

The following example specifies the input delay on port reset. The input delay is 2 and is relative to the rising edge of the clock that appears on the pin wbClk\_IBUF\_BUFG\_inst/O, originating from the clock wbClk:

```
set_input_delay -clock wbClk 2 -reference_pin \
    [get_pin wbClk_IBUF_BUFG_inst/0] reset
```

The following example specifies the input delay on all non clock input ports of the design. Although all\_inputs returns all ports of the design, including clock ports, set\_input\_delay will skip setting input delays on the clock ports. The input delay is 1 relative to the rising edge of the clock wbClk:

```
set input delay -clock wbClk 1 [all inputs]
```

The following example sets an input delay of 4 relative to the rising edge of the clock wbClk on the ports reset and wbDataForInput:

set input delay -clock wbClk 4 [list reset wbDataForInput]

- all clocks
- all\_inputs
- check\_timing
- create\_clock
- get\_ports
- report\_timing
- set\_max\_delay
- set\_output\_delay



## set\_input\_jitter

Set input jitter for a clock object.

### **Syntax**

set\_input\_jitter [-quiet] [-verbose] <clock> <input\_jitter>

#### Returns

Clock

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<clock></clock>	Clock
<pre><input_jitter></input_jitter></pre>	Input jitter: Value >= 0

## **Categories**

XDC

## Description

Use the set\_input\_jitter command to specify additional jitter for a specific primary clock.

Input jitter is the difference between successive clock edges due to variation from the ideal arrival times. This command sets the input jitter in nanoseconds (ns) for a specified primary clock, defined with the <code>create\_clock</code> command. Because the command accepts a single clock, the jitter for each primary clock must be set individually.

You can only use the set\_input\_jitter command to specify input jitter on primary clocks. You cannot use the command to set input jitter on generated or auto derived clocks. Input jitter is propagated to generated clocks from the master clock, except for MMCM and PLL.

The input jitter is used in the calculation of discrete jitter, which is the amount of jitter introduced by hardware primitives such as MMCM or PLL. Discrete jitter is a feature of clocks generated by the MMCM. See set clock uncertainty.

The set input jitter command is ignored during synthesis.



**TIP:** INPUT\_JITTER is a property of primary clocks that can be returned by the get\_property or report\_property commands.

This command returns nothing if successful, or returns an error if it fails.



### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<clock> - (Required) The clock name of a primary clock, defined with the create\_clock
command.

<input\_jitter> - (Required) The input jitter for the specified clock object (value >= 0).
The value is specified as nanoseconds (ns).

## **Examples**

The following example sets an input jitter value of 0.3 ns on two clocks, sysClk and procClk. Although the jitter values are the same, you must use two set\_input\_jitter commands since the command only takes one clock as an argument:

```
set_input_jitter sysClk 0.3
set input jitter procClk 0.3
```

The following example defines a primary clock, sysClk, and a generated clock, sysClkDiv2, that is a divide by two version of the primary clock. An input jitter of 0.15 ns is specified on the primary clock. The input jitter is automatically propagated to the generated clock:

```
create_clock -period 10 -name sysClk [get_ports sysClk]
create_generated_clock -name sysClkDiv2 -source [get_ports sysClk] \
    -divide_by 2 [get_pins clkgen/sysClkDiv/Q]
set input jitter sysClk 0.15
```

**NOTE:** In this example sysClkDiv2 is generated by a divider implemented with flip-flops, so the input jitter is propagated from the primary clock.

- all clocks
- check\_timing
- create clock
- create\_generated\_clock
- report clocks
- report\_timing
- set\_clock\_uncertainty
- set\_clock\_latency
- set\_system\_jitter



# set\_load

Set capacitance on ports and nets.

### **Syntax**

```
set_load [-rise] [-fall] [-max] [-min] [-quiet] [-verbose]
<capacitance> <objects>
```

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-rise]	Specify the rise capacitance value (for ports only)
[-fall]	Specify the fall capacitance value (for ports only)
[-max]	Specify the maximum capacitance value
[-min]	Specify the minimum capacitance value
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<capacitance></capacitance>	Capacitance value
<objects></objects>	List of ports or nets

## **Categories**

SDC, XDC

### **Description**

Sets the load capacitance on output ports to the specified value. The load capacitance is used during power analysis when running the report\_power command, but is not used during timing analysis.



**TIP:** The default unit of capacitance is picofarads (pF), but can be changed using the set units command.

This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-max - (Optional) Specify the maximum load capacitance value.



- -min (Optional) Specify the minimum load capacitance value.
- -rise (Optional) Defines the rising edge load capacitance on the specified ports.
- -fall (Optional) Defines the falling edge load capacitance on the specified ports.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<capacitance> - (Required) The value of the load capacitance. The value is specified as a
floating point value >= 0. The default is 0.

<objects> - (Required) A list of output port objects to assign the capacitance load to. All
outputs in the design may be obtained using the all outputs command.

### **Examples**

The following example sets the specified load capacitance value for all ports:

```
set load 5.5 [all outputs]
```

The following example sets the rising and falling edge load capacitance for the specified output ports:

set load -rise -fall 8 [get ports wbOutput\*]

- all outputs
- get\_ports
- report\_power



# set\_logic\_dc

Sets logic dc for port/pins.

### **Syntax**

set logic dc [-quiet] [-verbose] <objects>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of ports or pins

### **Categories**

SDC, XDC

## **Description**

Sets the specified input ports or input pins to a logic value of 'X', as unknown or don't care. This command is NOT supported in Synthesis.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Required) A list of the input ports and pins to be affected.



# **Examples**

The following example sets the specified port to 'X':

set\_logic\_dc [get\_ports reset]

- all\_inputs
- get\_pins
- get\_ports
- set\_logic\_one
- set\_logic\_unconnected
- set\_logic\_zero



# set\_logic\_one

Sets logic one for port/pins.

### **Syntax**

set logic one [-quiet] [-verbose] <objects>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of ports or pins

### **Categories**

SDC, XDC

## **Description**

Sets the specified input ports or input pins to a logic one. This command is NOT supported in Synthesis.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Required) A list of the input ports and pins to be affected.



### **Examples**

The following example sets the specified input port to a logic one:

```
set logic one [get ports reset]
```

The following example sets the input ports reset and wbDataForInput to a logic one:

```
set_logic_one [list [get_ports reset] [get_ports wbDataForInput]]
```

The following example sets the input pin I on instance reset\_IBUF to a logic one:

```
set logic one [get pins reset IBUF inst/I]
```

- all\_inputs
- get\_pins
- get\_ports
- set\_logic\_dc
- set\_logic\_unconnected
- set\_logic\_zero



# set\_logic\_unconnected

Sets logic unconnected for port/pins.

### **Syntax**

set\_logic\_unconnected [-quiet] [-verbose] <objects>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of ports or pins

### **Categories**

**XDC** 

## **Description**

Defines the specified output ports or pins as unconnected.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) A list of the output ports and pins to be affected.



# **Examples**

The following example sets the specified port to unconnected:

set\_logic\_unconnected [get\_ports OUT1]

- set\_logic\_dc
- set\_logic\_one
- set\_logic\_zero



# set\_logic\_zero

Sets logic zero for port/pins.

### **Syntax**

set logic zero [-quiet] [-verbose] <objects>

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of ports or pins

### **Categories**

SDC, XDC

### **Description**

Sets the specified input ports and input pins to a logic zero. This command is NOT supported in Synthesis.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Required) A list of the input ports and pins to be affected.



# **Examples**

The following example sets the specified port to logic state 0:

set\_logic\_zero [get\_ports reset]

- all\_inputs
- get\_pins
- get\_ports
- set\_logic\_one
- set\_logic\_unconnected
- set\_logic\_zero



# set\_max\_delay

Specify maximum delay for timing paths.

### **Syntax**

set\_max\_delay [-rise] [-fall] [-reset\_path] [-from <args>] [-rise\_from
<args>] [-fall\_from <args>] [-to <args>] [-rise\_to <args>] [-fall\_to
<args>] [-through <args>] [-rise\_through <args>] [-fall\_through <args>]
[-datapath\_only] [-quiet] [-verbose] <delay>

### **Returns**

Nothing

### **Usage**

Name	Description
[-rise]	Delay value applies to rising path delays
[-fall]	Delay value applies to falling path delays
[-reset_path]	Reset this path before setting max delay
[-from]	List of path startpoints or clocks
[-rise_from]	Apply to paths rising from the list of startpoints or clocks
[-fall_from]	Apply to paths falling from the list of startpoints or clocks
[-to]	List of path endpoints or clocks
[-rise_to]	Apply to paths with rise transition at the list of endpoints or clocks
[-fall_to]	Apply to paths with fall transition at the list of endpoints or clocks
[-through]	List of through pins, cells or nets
[-rise_through]	Apply to paths rising through pins, cells or nets
[-fall_through]	Apply to paths falling through pins, cells or nets
[-datapath_only]	Remove clock skew and jitter from calculation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<delay></delay>	Delay value

## **Categories**

SDC, XDC



### **Description**

Sets the maximum delay allowed on a timing path, specified in nanoseconds (ns). The specified delay value is assigned to both the rising and falling edges of the defined timing paths unless the <code>-rise</code> or <code>-fall</code> arguments are specified.

The maximum rising and falling delay cannot be less than the minimum rising and falling delay on the same path, as defined by the set\_min\_delay command. If this happens, the first assigned constraint is removed from the timing path as a conflict, and the delay value specified by the removed constraint is set to 0.

The delay value must be assigned to a timing path as defined by at least one <code>-from</code>, <code>-through</code>, or <code>-to</code> argument. A general path delay such as <code>-to</code> endpoint will be over written by a more specific path definition such as <code>-from/-to</code>, or <code>-from/-through/-to</code> path definition.



**IMPORTANT:** When assigned to a primary input or output port, any system-level delay consumes a portion of the max delay on the timing path that includes the input or output port. That is, the delay specified by <code>set\_input\_delay</code> or <code>set\_output\_delay</code> is considered part of the maximum delay.

This command returns nothing if successful, or returns an error if it fails.

### **Arguments**

- -rise (Optional) Apply the delay value to the rising edge of the timing path.
- -fall (Optional) Apply the delay value to the falling edge of the timing path.

**NOTE:** If neither -rise nor -fall is specified, the delay is applied as both rising and falling edge path delay.

- -reset\_path (Optional) Indicates that existing rising or falling edge max delays should be cleared before applying the new specified path delay. If only -to is specified all paths leading to the specified endpoints are cleared. If only -from is specified, all paths leading from the specified start points are cleared. When -from/-to or -from/-through/-to are specified, the defined paths are reset.
- -from <value> (Optional) A list of path start points or clocks. A valid startpoint is a primary input or inout port, or the clock pin of a sequential element. If a clock is specified then all the primary input and inout ports related to that clock as well as all the clock pin of the registers connected to that clock are used as startpoints.
- -rise\_from <element\_name> (Optional) The max delay applied to paths rising from the list of origins or clocks.
- -fall\_from <element\_name> (Optional) The max delay applied to paths falling from the list of origins or clocks.
- -to <element\_name> (Optional) A list of path endpoints or clocks. A valid endpoint is a primary output or inout port, or the data pin of a sequential element. If a clock is specified then all the primary output and inout ports related to that clock as well as all the data pins of the registers connected to that clock are used as endpoints.
- -rise\_to <element\_name> (Optional) The max delay applied to paths with rise transition at the list of endpoints or clocks.



- -fall\_to <element\_name> (Optional) The max delay applied to paths with fall transition at the list of endpoints or clocks.
- -through <element name> (Optional) A list of through pins, cells, or nets.
- -rise\_through <element\_name> (Optional) The max delay applied to paths rising through pins, cells or nets.
- -fall\_through <element\_name> (Optional) The max delay applied to paths falling through pins, cells or nets.
- -datapath\_only (Optional) Exclude clock skew and jitter from the delay calculation for the specified path. This option is used to constrain the delay between sequential elements that have different clocks, where you do not want to consider clock skew and jitter in the delay calculation. Only the Clock-to-Q delay of the first flop, the wire delay between the flops, and the setup time of the second flop should be considered.



**IMPORTANT:** The specification of the data path for <code>-datapath\_only</code> must use the <code>-from</code> option to define the startpoint for the path. The hold check for the specified path is automatically defined as a false path when using the <code>-datapath only</code> option.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<delay> - (Required) Specifies the maximum delay value specified in nanoseconds. The
<delay> is specified in nanoseconds (ns) as a positive or negative floating point number,
with a default value of 0.

### **Examples**

The following example defines a maximum delay of 60 ns between all the input and output ports (feedthrough paths):

```
set_max_delay 60 -from [all_inputs] -to [all_outputs]
```

The following example clears the existing max delay and specifies a new > maximum delay for paths to endpoints clocked by the specified clock:

```
set_max_delay -reset_path 50 -to [get_clocks spi_clk]
```

The set\_max\_delay command is often used to define timing constraints for crossing clock domains when a simple synchronizer is used. In the following example, two flops (FF1 and FF2) are clocked by different clocks, and FF1/C connects directly to FF2/D through net1. To limit the delay on this connection to 4.0 ns use one of the following constraints:

```
set_max_delay -from FF1 -to FF2 -datapath_only 4.0 set_max_delay -from FF1/C -to FF2/D -datapath_only 4.0
```



- get\_clocks
- get\_nets
- get\_ports
- report\_timing
- set\_input\_delay
- set\_min\_delay
- set\_output\_delay
- set\_units



## set\_max\_time\_borrow

Limit time borrowing for latches.

### **Syntax**

set\_max\_time\_borrow [-quiet] [-verbose] <delay> <objects>

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<delay></delay>	Delay value: Value >= 0
<objects></objects>	List of clocks, cells, data pins or clock pins

### **Categories**

SDC, XDC

## **Description**

Sets the maximum amount of time in nanoseconds that can be borrowed between nets when analyzing the timing on latches.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<delay> - (Required) The delay that should be applied to the specified objects. The <delay>
is specified in nanoseconds (ns) as a floating point number >= 0, with a default value of 0.



<objects> - (Required) A list of clocks, cells, data pins, or clock pins to which the limit
should be applied.

## **Examples**

The following example specifies that the latches attached to "all clocks" will be allowed 0 time units of borrowing. Effectively, this disables time borrowing throughout the entire design.

```
set max time borrow 0.0 [all clocks]
```

The following example specifies that nets in the top level of hierarchy are allowed 20 time units of time borrowing:

```
set max_time_borrow 20 {top/*}
```

- all clocks
- get\_clocks
- get\_nets



# set\_min\_delay

Specify minimum delay for timing paths.

### **Syntax**

set\_min\_delay [-rise] [-fall] [-reset\_path] [-from <args>] [-rise\_from
<args>] [-fall\_from <args>] [-to <args>] [-rise\_to <args>] [-fall\_to
<args>] [-through <args>] [-rise\_through <args>] [-fall\_through <args>]
[-quiet] [-verbose] <delay>

### **Returns**

Nothing

### **Usage**

Name	Description
[-rise]	Delay value applies to rising path delays
[-fall]	Delay value applies to falling path delays
[-reset_path]	Reset this path before setting min delay
[-from]	List of path startpoints or clocks
[-rise_from]	Apply to paths rising from the list of startpoints or clocks
[-fall_from]	Apply to paths falling from the list of startpoints or clocks
[-to]	List of path endpoints or clocks
[-rise_to]	Apply to paths with rise transition at the list of endpoints or clocks
[-fall_to]	Apply to paths with fall transition at the list of endpoints or clocks
[-through]	List of through pins, cells or nets
[-rise_through]	Apply to paths rising through pins, cells or nets
[-fall_through]	Apply to paths falling through pins, cells or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<delay></delay>	Delay value

## **Categories**

SDC, XDC



### Description

Sets the minimum delay allowed on a timing path, specified in nanoseconds (ns). The specified delay value is assigned to both the rising and falling edges of the defined timing paths unless the -rise or -fall arguments are specified.



**IMPORTANT:** The minimum rising and falling delay cannot be greater than the maximum rising and falling delay on the same path. If this happens, the first assigned delay value is removed from the timing path and reset to 0.

The delay value must be assigned to a timing path as defined by at least one <code>-from</code>, <code>-through</code>, or <code>-to</code> argument. A general path delay such as <code>-to</code> endpoint will be over written by a more specific path definition such as <code>-from/-to</code>, or <code>-from/-through/-to</code> path definition.

This command operates silently and does not return direct feedback of its operation.

### **Arguments**

- -rise (Optional) Apply the delay value to the rising edge of the timing path.
- -fall (Optional) Apply the delay value to the falling edge of the timing path.
- -reset\_path (Optional) Clear existing rising or falling edge min delays before applying the new specified path delay. If only -to is specified all paths leading to the specified endpoints are cleared. If only -from is specified, all paths leading from the specified starting points are cleared. When -from/-to or -from/-through/-to are specified, the defined paths are reset.
- -from <objects> (Optional) The starting points of the timing paths that will be assigned the specified delay. A valid startpoint is a primary input or inout port, or the clock pin of a sequential element. If a clock is specified then all the primary input and inout ports related to that clock, as well as all the clock pins of the registers connected to that clock are used as startpoints.
- -rise\_from <objects> (Optional) The starting points of the timing path that will have the specified delay assigned to its rising edge.
- -fall\_from <objects> (Optional) The starting points of the timing path that will have the specified delay assigned to its falling edge.
- -to <objects> (Optional) The destination objects for the path that will be affected by the minimum delay. A valid endpoint is a primary output or inout port, or the data pin of a sequential element. If a clock is specified then all the primary output and inout ports related to that clock, as well as all the data pins of the registers connected to that clock are used as endpoints.
- -rise\_to <objects> (Optional) The destination objects for the rising-edge path that will be affected by the minimum delay.
- -fall\_to <objects> (Optional) The destination objects for the falling-edge path that will be affected by the minimum delay.
- -through <objects> (Optional) A list of pins, cell, or nets through which the path affected by the minimum delay travels.
- -rise\_through <objects> (Optional) A list of pins, cell, or nets through which the rising-edge path affected by the minimum delay travels.



-fall\_through <objects> - (Optional) A list of pins, cell, or nets though which the falling-edge path affected by the minimum delay travels.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<delay> - (Required) Specifies the minimum delay value in nanoseconds. The <delay> is
specified in nanoseconds (ns) as a positive or negative floating point number, with a default
value of 0.

### **Examples**

The following example specifies a minimum delay of 20ns between the primary input and output ports (combinational/feedthrough paths):

```
set min delay 20 -from [all inputs] -to [all outputs]
```

The following example defines a minimum delay of 20ns for timing paths with endpoints at all primary output ports:

```
set min delay 20 -to [get ports -filter {DIRECTION == out}]
```

- get clocks
- get\_nets
- get\_ports
- report\_timing
- set\_max\_delay



# set\_msg\_config

Configure how the Vivado tool will display and manage specific messages, based on message ID, string, or severity.

### **Syntax**

set\_msg\_config [-id <arg>] [-string <args>] [-severity <arg>] [-limit
<arg>] [-new\_severity <arg>] [-suppress] [-regexp] [-quiet] [-verbose]

### **Returns**

Nothing

### **Usage**

Name	Description
[-id]	A qualifier, apply the selected operation only to messages that match given message id. Example: '-id {Common 17-35}'. Default: match any id
[-string]	A qualifier, apply the selected operation only to messages that contain the given list of strings. Default: none
[-severity]	A qualifier, apply the selected operation only to messages at the given severity level. Example: '-severity INFO' Default: match any severity
[-limit]	for the messages that match the qualifiers, limit the number of messages displayed to the given integer value. Can only be used in conjunction with one of -id or -severity.
[-new_severity]	for the messages that match the qualifiers, change the severity to the given value for the current project
[-suppress]	for the messages that match the qualifiers, suppress (do not display) any messages for the current project
[-regexp]	The values used for -string are full regular expressions
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report



### **Description**

This command lets you configure the messages returned by the Vivado tool in the current project. Use this command to change the severity of messages, to limit the number of times a message is reported, or to suppress the message altogether. However, you can only perform one of these actions at one time with set msg config:

• Customize the severity of messages returned by the tool to specific levels appropriate to your usage. For instance, set the severity of a specified message ID from one type, such as WARNING, to another type, such as ERROR.



**IMPORTANT:** You cannot downgrade a Vivado Design System ERROR message to make it less than an error.

• Define the number of messages that will be returned by the tool during a design session, or single invocation. You can specify the limit of a specific message ID, or the limit for a specific severity of messages.



**TIP:** The default message limit for all message IDs is set to 100, and is defined by the parameter messaging.defaultLimit. This is the limit applied to each separate message returned by the tool. You can report the current value of this parameter with the get\_param command, and change it as needed using the set param command.

- Suppress a specific message ID from being reported by the tool at all. You can enable messages that were previously suppressed using the reset msg config command.
- An error is returned if more than one action is attempted in a single set\_msg\_config command.

Message qualifiers of string, ID, and severity are used to determine which messages are configured by the set\_msg\_config command. You must supply at least one message qualifier to identify a message or group of messages to apply the command to. Multiple qualifiers have an AND relationship; the configuration rule will be applied only to messages matching all qualifiers.



**TIP:** set\_msg\_config does not support the use of wildcards in message qualifiers.

Message configuration rules are project specific, and are persistent with the project when the project is closed and reopened.



**IMPORTANT:** Message configuration rules apply to the current project and are passed automatically to subordinate processes, such as synthesis and implementation runs. Do not use set msg\_config in pre and post Tcl scripts.

Use the <code>get\_msg\_config</code> command to report the current configuration of a specific message, or the configuration rules defined in the current project. Restore messages to their default configurations using the <code>reset msg config</code> command.

The set\_msg\_config command is not supported by report\_cdc as that command does not generate messages through the message manager.

This command returns nothing if successful, or returns an error if it fails.



### **Arguments**

-id <arg> -id <arg> - (Optional) Specify a message ID pattern to find message IDs that match the specified argument. The specified <> is used as a search pattern. All message IDs that match the specified pattern will be affected by the set\_msg\_config command. Every message delivered by the tool has a unique global message ID that consists of an application sub-system code and a message identifier. This results in a message ID that looks like the following:

```
[Common 17-54]
[Netlist 29-28]
[Synth 8-32]
[Synth 8-3295]
```



**TIP:** To match a specific message ID, make the search pattern specific to the ID. For instance, in the following commands, the first applies to both "Synth 8-32" and "Synth 8-3295", while the second command applies only to "Synth 8-32":

```
set_msg_config -id "Synth 8-32" -new_severity "CRITICAL WARNING"
set_msg_config -id {[Synth 8-32]} -new_severity "CRITICAL WARNING"
```

-string <args> - (Optional) Apply the selected operation only to messages that contain the given list of strings. Strings must be enclosed in braces, and multiple strings can be specified separated by spaces:

```
{{Vivado} {All Programmable}}
```

**NOTE:** Strings are case sensitive.

-severity - (Optional) The severity of the message. There are five message severities:

- ERROR An ERROR condition implies an issue has been encountered which will render design results unusable and cannot be resolved without user intervention.
- {CRITICAL WARNING} A CRITICAL WARNING message indicates that certain input/constraints will either not be applied or are outside the best practices for a FPGA family. User action is strongly recommended.

**NOTE:** Since this is a two word value, it must be enclosed in {} or "".

- WARNING A WARNING message indicates that design results may be sub-optimal because constraints or specifications may not be applied as intended. User action may be taken or may be reserved.
- INFO An INFO message is the same as a STATUS message, but includes a severity and message ID tag. An INFO message includes a message ID to allow further investigation through answer records if needed.
- STATUS A STATUS message communicates general status of the process and feedback to the user regarding design processing. A STATUS message does not include a message ID.

**NOTE:** Because STATUS messages do not have message IDs, you cannot change the severity level of a STATUS message.

-limit <arg> - (Optional) Limit the display of the selected messages by the limit value specified as an integer >= 1. You can restore the message limit to the messaging.defaultLimit by specifying a count of -1.



-new\_severity <arg> - (Optional) For the messages that match the qualifier, specify a new message severity. Valid values are defined above under the -severity option.



**IMPORTANT:** Using <code>-new\_severity</code> with <code>-id</code> or <code>-string</code> may appear to let you downgrade an ERROR message when the command is run. However, the ERROR message is not downgraded. This will be correctly reported by the Vivado tool the next time the error is encountered. See the **Examples** section below for more information.

-suppress - (Optional) Suppress the specified messages from further reporting.



**CAUTION!** Suppressing all messages of a specified severity, such as WARNING, can suppress implementation, DRC, and clock domain crossing (CDC) messages related to potential problems in your design.

-regexp - (Optional) Can be used with -string to specify the string values as regular expressions. Regular expressions search strings are anchored to the start of the search string. You can add ".\*" to the beginning and end of a string to widen the search to include a sub-string. See http://perldoc.perl.org/perlre.html for more information on regular expression syntax.

**NOTE:** The Tcl built-in command regexp is not anchored, and works as a standard Tcl command. For more information refer to http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example elevates a common INFO message to a Critical Warning:

set msg config -id {[Common 17-81]} -new severity "CRITICAL WARNING"



**IMPORTANT:** In the following example the "Common 17-69" message is an ERROR message, and cannot be downgraded from an ERROR. The command in this example appears to work when run from the Tcl console, however it will not result in any change.

```
set msg config -id {[Common 17-69]} -new severity WARNING
```

When the "Common 17-69" message is next thrown by the Vivado tool, a warning message is returned stating that an error cannot be downgraded, and the message is thrown as an ERROR:

```
WARNING: [Common 17-239] ERROR Messages are prohibited to be downgraded.

Message 'Common 17-69' is not downgraded.

ERROR: [Common 17-69] Command failed: report_design_analysis

-critical_paths can be run only after synthesis has successfully completed.
```



The following example suppresses messages with the specified message ID:

```
set msg config -suppress -id {[HDL 9-1654]}
```

The following example results in warning messages with message ID "17-35", and containing "clk" in the message, being redefined as Error messages:

```
set_msg_config -severity warning -string "clk" -id "17-35" \
    -new severity error
```

The following example gets the current default message limit, specifies a new default value, then defines a different message limit for the specified message id:

```
get_param messaging.defaultLimit
   100
set_param messaging.defaultLimit 1000
set_msg_config_-id {[Common 17-81]} -limit 1500
```

- get\_msg\_config
- get\_param
- reset\_msg\_config
- set\_param



# set\_multicycle\_path

Define multicycle path.

#### **Syntax**

set\_multicycle\_path [-setup] [-hold] [-rise] [-fall] [-start] [-end]
[-reset\_path] [-from <args>] [-rise\_from <args>] [-fall\_from <args>]
[-to <args>] [-rise\_to <args>] [-fall\_to <args>] [-through <args>]
[-rise\_through <args>] [-fall\_through <args>] [-quiet] [-verbose]
<path\_multiplier>

#### Returns

Nothing

#### **Usage**

Name	Description
[-setup]	Only setup multiplier is set
[-hold]	Only hold multiplier is set
[-rise]	Multiplier valid for rising delays on path endpoint
[-fall]	Multiplier valid for falling delays on path endpoint
[-start]	Multiplier measured against path startpoint
[-end]	Multiplier measured against path endpoint
[-reset_path]	Reset this path before setting multicycle
[-from]	List of path startpoints or clocks
[-rise_from]	Apply to paths rising from the list of startpoints or clocks
[-fall_from]	Apply to paths falling from the list of startpoints or clocks
[-to]	List of path endpoints or clocks
[-rise_to]	Apply to paths with rise transition at the list of endpoints or clocks
[-fall_to]	Apply to paths with fall transition at the list of endpoints or clocks
[-through]	List of through pins, cells or nets
[-rise_through]	Apply to paths rising through pins, cells or nets
[-fall_through]	Apply to paths falling through pins, cells or nets
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<path_multiplier></path_multiplier>	Number of cycles



### **Categories**

SDC, XDC

#### **Description**

By default, the Vivado timing engine performs a single-cycle analysis, in which the setup check is performed at the destination on the capture edge, one clock cycle after the edge of the source clock. However, this may not be appropriate for certain timing paths. The most common example is a logic path that requires more than one clock cycle for the data to stabilize at the endpoint.

The set\_multicycle\_path command lets you choose a path multiplier, N, to establish a timing path that takes N clock cycles from the start clock edge to the capture clock edge. The path multiplier defines the total number of clock cycles required for propagation of a signal from its origin to destination when that propagation is longer than a single clock cycle. For more information on the use of this command, refer to the *Vivado Design Suite User Guide: Using Constraints (UG903)*.

The set\_multicycle\_path command is used to specify path multipliers for setup and hold analysis, for rising and/or falling edges, with respect to the source clock or the destination clock. This command includes three elements:

- The specification of the setup and hold analysis affected by the multicycle path.
- The definition of the timing paths to which the multicycle path applies.
- The path multiplier defining the number of clock cycles to apply to the timing analysis.

By default the path multiplier applies to both the setup and hold analysis. The hold analysis is derived from the setup analysis, so it is moved along with the setup analysis. If the path multiplier moves the setup check N clock cycles, it moves the hold check N-1 clock cycles. However, this often results in hold timing failures.

You can use a second <code>set\_multicycle\_path</code> command with the <code>-hold</code> option to restore the hold analysis to its original location. When the <code>-hold</code> option is specified the <code><path\_multiplier></code> acts on the hold relationship to restore the hold check to its original position. For instance, the following command sequence extends the setup check for 3 clock cycles, and consequently extends the hold check by two clock cycles (N-1). The second command restores the hold check to its original position:

```
set_multicycle_path 3 -from {usbEngine1/u4/csr_reg[26]/C} \ -to {usbEngine1/u1/u2/sizd_c_reg[12]/D} set_multicycle_path 2 -from {usbEngine1/u4/csr_reg[26]/C} \ -to {usbEngine1/u1/u2/sizd c reg[12]/D} -hold
```

By default, the setup path multiplier is applied with respect to the destination clock, and the hold path multiplier is applied with respect to the source clock. Use the <code>-start</code> or <code>-end</code> options to change the default setup or hold analysis with respect to the source or destination clocks.

This command operates silently when successful, or returns an error if the command fails.

#### Arguments

-setup - (Optional) Apply the path multiplier to the setup check, which also affects the hold check. This is also the default behavior of the set\_multicycle\_path command when neither -setup nor -hold are specified.



-hold - (Optional) Apply the path multiplier only to the hold check, to change the hold relationship by the specified number of clock cycles.

**NOTE:** When neither -setup nor -hold is used, or when only -setup is specified, the <path\_multiplier> applies to both setup and hold checks.

- -rise (Optional) Apply the multiplier specifically to rising edge delays on the path endpoint.
- -fall (Optional) Apply the multiplier specifically to falling edge delays on the path endpoint.

**NOTE:** If neither -rise or -fall is specified, the multiplier is applied to both the rising and falling edge delays.

- -start (Optional) By default, the setup path multiplier is defined with respect to the destination clock (-end ). To modify the setup requirement with respect to the source clock, the -start option must be used.
- -end (Optional) By default, the hold path multiplier is defined with respect to the source clock. To modify the hold requirement with respect to the destination clock, the -end option must be used.

**NOTE:** The -start/-end options have no effect when applying a multicycle path constraint on paths clocked by the same clock, or clocked by two clocks having the same waveform, or with no phase shift.

- -reset\_path (Optional) Reset the specified path before applying the multicycle path multiplier.
- -from <args> (Optional) A list of start points on the path that will be affected by the path multiplier.
- -rise\_from <args> (Optional) A list of the start points on the rising-edge path that will be affected by the multicycle path multiplier.
- -fall\_from <args> (Optional) A list of the start points on the falling-edge path that will be affected by the multicycle path multiplier.
- -to <args> (Optional) A list of the end points on the path that will be affected by the multicycle path multiplier.
- -rise\_to <args> (Optional) A list of the end points on the rising-edge path that will be affected by the multicycle path multiplier.
- -fall\_to <args> (Optional) A list of the end points on the falling-edge path that will be affected by the multicycle path multiplier.
- -through <args> (Optional) A list of pins, cell, or nets through which the path affected by the multicycle path multiplier travels.
- -rise\_through <args> (Optional) A list of pins, cell, or nets through which the rising-edge path affected by the multicycle path multiplier travels.
- -fall\_through <args> (Optional) Specifies the list of pins, cell, or nets through which the falling-edge path affected by the multicycle path multiplier travels.



**IMPORTANT:** Although -to, -through, and -from (in their various forms) are all optional arguments, at least one -from, -to, or -through argument must be specified to define a timing path for the set multicycle path constraint, or an error will be returned.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<path\_multiplier> - (Required) The number of clock cycles to move the setup and hold
analysis analysis.

**NOTE:** When -hold is specified, the <path\_multiplier> acts on the hold relationship to restore the hold check to its original position.

## **Examples**

The following example establishes a path multiplier of 3 clock cycles for the setup check of the timing path defined by the -from/ -to options. A path multiplier of N-1, or 2 in this example, is used to decrement the hold check on the same timing path:

```
set_multicycle_path 3 -setup -from [get_pins data0_reg/C] \
    -to [get_pins data1_reg/D]
set_multicycle_path 2 -hold -from [get_pins data0_reg/C] \
    -to [get pins data1 reg/D]
```

**NOTE:** For more information on the relationship between the setup and hold analysis refer to the *Vivado Design Suite User Guide: Using Constraints (UG903)*.

- report\_timing
- report\_timing\_summary
- set\_input\_delay
- set\_output\_delay



# set\_operating\_conditions

Set operating conditions for power estimation.

#### **Syntax**

set\_operating\_conditions [-voltage <args>] [-grade <arg>] [-process
<arg>] [-junction\_temp <arg>] [-ambient\_temp <arg>] [-thetaja <arg>]
[-thetasa <arg>] [-airflow <arg>] [-heatsink <arg>] [-thetajb <arg>]
[-board <arg>] [-board\_temp <arg>] [-board\_layers <arg>] [-quiet]
[-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-voltage]	List of voltage pairs, e.g., {name value}. Supported voltage supplies vary by family.
[-grade]	Temperature grade. Supported values vary by family. Default: commercial
[-process]	Process data: typical or maximum Default: typical
[-junction_temp]	Junction Temperature (C): auto degC Default: auto
[-ambient_temp]	Ambient Temperature (C): default degC Default: default
[-thetaja]	ThetaJA (C/W): auto degC/W Default: auto
[-thetasa]	ThetaSA (C/W): auto degC/W Default: auto
[-airflow]	Airflow (LFM): 0 to 750 Default: varies by family
[-heatsink]	Dimensions of heatsink: none, low, medium, high, custom Default: medium
[-thetajb]	ThetaJB (C/W): auto degC/W Default: auto
[-board]	Board type: jedec, small, medium, large, custom Default: medium
[-board_temp]	Board Temperature degC
[-board_layers]	Board layers: 4to7, 8to11, 12to15, 16+ Default: 8to11
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

SDC, XDC, Power



#### **Description**

Sets the real-world operating conditions that are used when performing analysis of the design. The environmental operating conditions of the device are used for power analysis when running the report power command.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

Operating conditions can be restored to their default values with the use of the reset\_operating\_conditions command.

Current operating conditions can be reported with the report\_operating\_conditions command.

#### **Arguments**

-voltage <arg> - (Optional) List of voltage supply names and their values specified in pairs.
Supported voltage supply names and their values vary by family. For example if a family supports a voltage supply named Vccint, you can set the supply voltage to 0.8 with the following argument and value : -voltage {Vccint 0.8}

**NOTE:** If you specify a voltage that is outside the valid operating range for the target device, the set\_operating\_conditions command can change the device speedgrade to match the specified voltage. This can have an affect on timing analysis. For UltraScale devices, when changing the Vccint voltage, the Vivado tool will automatically change the device to or from a low-voltage device as indicated by the voltage level specified.

- -grade <arg> (Optional) The temperature grade of the target device. Supported values vary by family. The default value is "commercial".
- -process <arg> (Optional) The manufacturing process characteristics to assume. Valid values are "typical" or "maximum". The default value is "typical".
- -junction\_temp <arg> (Optional) The device junction temperature used for modeling. Valid values are "auto" or an actual temperature specified in degrees C. The default value is "auto".
- -ambient\_temp <arg> (Optional) The environment ambient temperature in degrees C. The
  default setting is "default".
- -thetaja <arg> (Optional) The Theta-JA thermal resistance used for modeling in degrees C/W. The default setting is "auto".
- -thetasa <arg> (Optional) The Theta-SA thermal resistance used during modeling in degrees C/W. The default setting is "auto".
- -airflow <[0:750] > (Optional) Linear Feet Per Minute (LFM) airflow to be used for modeling. The default setting varies by device family.
- -heatsink <arg> (Optional) The heatsink profile to be used during modeling. Valid values are: none, low, medium, high, custom. The default setting is "medium".
- -thetajb <arg> (Optional) The Theta-JB thermal resistance used for modeling in degrees C/W. The default setting is "auto".
- -board <arg> (Optional) The board size to be used for modeling. The valid values are: jedec, small, medium, large, custom. The default value is "medium".
- -board\_temp <arg> (Optional) The board temperature in degrees Centigrade to be used for modeling.



-board\_layers <arg> - (Optional) The number of board layers to be used for modeling. Valid values are: "4to7" for boards with 4 to 7 layers, "8to11" for boards with 8 to 11 layers, "12to15" for boards with 12 to 15 layers, and "16+" for boards with 16 or more layers. The default setting is "12to15".

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example specifies an industrial grade device with an ambient operating temperature of 75 degrees C:

```
set operating conditions -grade industrial -ambient temp 75
```

The following example sets the supply voltage Vccaux to a value of 1.9:

```
set operating conditions -voltage {Vccaux 1.89}
```

The following example sets the manufacturing process corner to maximum:

```
set operating conditions -process maximum
```

The following example sets the manufacturing process corner to maximum and the voltage supply Vccint to 0.875:

```
set operating conditions -process maximum -voltage {Vccint 0.875}
```

- report\_operating\_conditions
- report\_power
- reset\_operating\_conditions



# set\_output\_delay

Set output delay on ports.

#### **Syntax**

set\_output\_delay [-clock <args>] [-reference\_pin <args>] [-clock\_fall]
[-rise] [-fall] [-max] [-min] [-add\_delay] [-network\_latency\_included]
[-source\_latency\_included] [-quiet] [-verbose] <delay> <objects>

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-clock]	Relative clock
[-reference_pin]	Relative pin or port
[-clock_fall]	Delay is relative to falling edge of clock
[-rise]	Specifies rising delay
[-fall]	Specifies falling delay
[-max]	Specifies maximum delay
[-min]	Specifies minimum delay
[-add_delay]	Don't remove existing input delay
[-network_latency_included]	Specifies network latency of clock already included
[-source_latency_included]	Specifies source latency of clock already included
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<delay></delay>	Delay value
<objects></objects>	List of ports

## **Categories**

SDC, XDC



### Description

Specifies the external system-level path delay on a primary output port relative to a clock edge at the interface of the design. The output delay value is specified in nanoseconds (ns), and can be positive or negative, depending on the clock and data relative phase outside the FPGA device.

To accurately model the system-level timing of your Xilinx FPGA design, you must assign timing delays for objects external to the FPGA onto the primary input or output ports in your design. These delays are defined by the set\_input\_delay and set\_output\_delay commands.



**IMPORTANT:** If the output port also has a set\_max\_delay constraint assigned, the specified input delay value is considered part of the max\_delay computation. That is, the output delay consumes a portion of the max delay on the timing path that includes the output port.

This command returns nothing if successful, or returns an error if it fails.

#### **Arguments**

- -clock <arg> (Optional) Indicates that the delay is relative to the rising edge of the specified clock.
- -reference\_pin <arg> (Optional) Specifies that the delay is relative to the specified pin rather than a clock.
- -clock\_fall (Optional) Specifies that the delay is relative to a falling edge of the clock rather than rising edge.
- -rise (Optional) Specifies that the delay is for a rising edge.
- -fall (Optional) Specifies that the delay is for a falling edge
- -max (Optional) Specifies that the delay specified should be treated as a maximum threshold.
- -min (Optional) Specifies that the delay specified should be treated as a minimum threshold.
- -add\_delay (Optional) Specifies that the delay specified should be added to any existing delay on the path rather than replacing the existing delay.
- -network\_latency\_included (Optional) Indicates that the clock network latency of the reference clock is included in the delay value. The Vivado timing engine considers the clock edge reaching the capture flop after the clock latencies unless the specified input or output delay value includes the source latency or network latency.
- -source\_latency\_included (Optional) Specifies that the source latency of the reference clock is included in the specified delay value.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.
- **NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.
- -verbose (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<delay> - (Optional) The delay specified in nanoseconds (ns) to apply to the listed ports. Valid values are floating point numbers, with a default value of 0.

<objects> - (Required) A list of ports to which the delay applies.

### **Examples**

The following example sets an output delay on ports relative to the specified clock:

```
set output delay 5.0 -clock [get clocks cpuClk] [get ports]
```

The next example is the same as the prior example except that network latency is now included:

```
set_output_delay 5.0 -clock [get_clocks cpuClk] \
    -network latency included [get ports]
```

- get\_ports
- set\_input\_delay



# set\_package\_pin\_val

Set user columns on one or more package pins.

#### **Syntax**

set\_package\_pin\_val [-quiet] [-verbose] <column> <value>
<package pins>...

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<column></column>	User column name
<value></value>	Value to set
<pre><package_pins></package_pins></pre>	Package pin names

## **Categories**

XDC, PinPlanning

#### **Description**

Create user-defined package pin attributes and assign values to specific pins on the package.

User-defined pin attributes can be defined in a CSV file and imported into an I/O Pin Planning project using  $read\_csv$ , or can be edited in the project using this command.

**NOTE:** Use the set property command to set tool-defined properties of a package pin.

## **Arguments**

<column> - (Required) Specify the user-defined column name. The column name is case-sensitive. If the column does not already exist, a new attribute is created for package pins. If the user-defined column name already exists, the specified value is assigned to the specified pins.

**NOTE:** Column refers to the display of the attribute in the Package Pins view in the tool GUI. The result of the command is an attribute on the specified package pins that can be exported with write\_csv for instance.



<value> - (Required) Specify the value to assign to the specified column. You can repeat
the set\_package\_pin\_val command to assign different values to different pins in the
same column.

<package\_pins> - (Required) Specify the package pins to assign the value to. You can use
the get package pins command to specify the package pins to set.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example creates a new user-defined column in the Package Pins view, and assigns the value true to the specified pin:

```
set package pin val -column track1 -value true -package pins AK27
```

The following example creates a user-defined column called Test, then assigns the value RED to all "AK" package pins, then changes the value to GREEN for the three specified pins:

```
set_package_pin_val -column Test -value RED \
    -package_pins [get_package_pins AK*]
set_package_pin_val -column Test -value GREEN \
    -package_pins {AK1 AK2 AK3}
```

- get\_package\_pins
- set\_property
- write csv



## set\_param

Set a parameter value.

#### **Syntax**

set param [-quiet] [-verbose] <name> <value>

#### Returns

Newly set parameter value

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Parameter name
<value></value>	Parameter value

## **Categories**

PropertyAndParameter

## **Description**

Sets the value of a user-definable configuration parameter. These parameters configure and control various behaviors of the tool. Refer to report\_param for a description of currently defined parameters.

As an example, a specific param that can be defined is the <code>general.maxThreads</code> parameter for the Vivado Design Suite. On multiprocessor systems, the Vivado Design Suite use multi-threading to speed up certain processes, including DRC reporting, static timing analysis, placement, and routing. A default limit applies to all tasks and is based on the operating system. For Windows systems, the default is 2; for Linux systems the default is 8. The limit can be changed as follows:

set param general.maxThreads <value>

Where <value> is an integer from 1 to 8, inclusive.



The maximum number of simultaneous threads that can be used also varies by the task being run. You can change the maxThreads parameter prior to running these processes. The maximum number of threads for specific Tcl commands are:

phys\_opt\_design: 8

• place\_design: 8

report\_drc: 8

report\_timing and report\_timing\_summary: 8

route\_design: 8

synth\_design: 4

You can use the reset\_param command to restore any parameter that has been modified back to its default setting.

**NOTE:** Setting a specified parameter value to -1 will disable the feature.

#### **Arguments**

<name> - (Required) The name of the parameter to set the value of. You can only set the value of one parameter at a time.

<value> - (Required) The value to set the specified parameter to.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example sets the parameter defining how many threads to run for multi-threaded processes, including Placement, Routing, and Timing Analysis:

```
set param general.maxThreads 4
```

**NOTE:** The Vivado tool supports between 1 to 8 threads. Use get\_param to determine the current setting.

The following example sets a new default value for message limit:

set param messaging.defaultLimit 1000

- get\_param
- list\_param
- report\_param
- reset\_param



## set\_part

Sets the part on the current project. If no project is open, then a diskless project is created.

#### **Syntax**

set part [-quiet] [-verbose] <part>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<part></part>	Set current project's part to this part.

### **Categories**

Project, PropertyAndParameter

## Description

Change the part used by the current project for subsequent elaboration, synthesis, implementation, and analysis.



**TIP:** The part is changed for the current project only, and not for the in-memory design. You can change the speed grade of the device in the in-memory design for timing analysis using the <code>set\_speed\_grade</code> command. You can change the part used when opening an existing design checkpoint using the <code>-part</code> option of the <code>open\_checkpoint</code> or <code>read\_checkpoint</code> commands.

This command is provided to let you change the part for the in-memory project of non-project based designs, and does not support project-based designs. For a project-based design set the PART property on the project as follows:

set property PART xc7vx485tffg1158-2 [current project]

Use the get parts command to get a list of the available parts.

The set\_part command creates an in-memory project for a non-project based design, or assigns the part to the existing in-memory project.

**NOTE:** For a discussion of Project Mode and Non-Project Mode refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892).



This command returns the part that the in-memory project is set to use, or returns an error if it fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<part> - (Required) Specifies the part to change to, or use in the current project or in-memory
design.

### **Example**

The following example changes the part of the current in-memory project:

set\_part xc7vx485tffg1158-2

- create\_project
- get\_parts
- open\_checkpoint
- read\_checkpoint
- set\_property
- set\_speed\_grade



## set\_power\_opt

Set constraints for power optimization.

#### **Syntax**

```
set_power_opt [-include_cells <args>] [-exclude_cells <args>] [-clocks
<args>] [-cell types <args>] [-quiet] [-verbose]
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-include_cells]	Include only these instances for clock gating. Default: all
[-exclude_cells]	Exclude these instances from clock gating. Default: none
[-clocks]	Clock gate instances clocked by these clocks only. Default: all clocks
[-cell_types]	Clock gate these cell types only. Specify either [all none], or one or more of [bram reg srl]. Default: all
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Power, XDC

### **Description**

Specify cell instances to include or exclude in power optimization. The specified cells are optimized using the power opt design command.



**TIP:** Block RAM optimizations are performed by default with the <code>opt\_design</code> command. Some or all BRAM cells can be excluded from the <code>opt\_design</code> optimization using the <code>set\_power\_opt</code> command as well.

The effect of multiple set\_power\_opt commands is cumulative, so that you can specify a broad class of cell types to optimize, include specific hierarchical cells, and then exclude cells within the included hierarchy to refine the power optimization.

The power optimizations that have been performed can be reported using the report power opt command.



#### **Arguments**

-include\_cells <args> - (Optional) Include only these instances for clock gating. Use this option to list specific cells or blocks to be optimized using power\_opt\_design. The default is to include all cells in power optimization.

-exclude\_cells <args> - (Optional) Exclude these instances from clock gating. The default is to not exclude cells from power optimization. The -exclude\_cells option excludes from the currently included cells. By default all cells are included, however, if -include\_cells has been specified, then -exclude cells applies only to the currently included cells.

-clocks <args> - (Optional) Perform power optimizations on instances clocked by the specified clocks only. The default is to include all clocks in the design.

**NOTE:** It is possible to use both <code>-clocks</code> and <code>-include\_cells</code> to produce a list of cells that are not clocked by the specified clocks, resulting in no power optimization.

-cell\_types [ all | bram | reg | srl | none ] - (Optional) Perform power optimization on the specified cell types only. The default is to perform power optimization on all types of cells. You can use all or none to reset, or clear, any prior set\_power\_opt commands. You can also specify one or more of bram, srl, or reg type cells.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example sets power optimization for BRAM cells only, and then runs power optimization:

```
set_power_opt -cell_types bram
power opt design
```

The following example sets power optimization for BRAM and REG type cells, then adds SRLs, and runs power optimization. Then all cells are cleared, and only SRLs are included, and power optimization is run again:

```
set_power_opt -cell_types { bram reg}
set_power_opt -cell_types { srl}
power_opt_design
set_power_opt -cell_types { none}
set_power_opt -cell_types { srl}
power_opt_design
```



The following example sets power optimization for BRAM cells only, excludes the cpuEngine block from optimization, but then includes the cpuEngine/cpu\_dbg\_dat\_i block, then performs power optimization:

```
set_power_opt -cell_types bram
set_power_opt -exclude_cells cpuEngine
set_power_opt -include_cells cpuEngine/cpu_dbg_dat_i
power_opt_design
```

- opt\_design
- power\_opt\_design
- report\_power\_opt



# set\_propagated\_clock

Specify propagated clock latency.

#### **Syntax**

set propagated clock [-quiet] [-verbose] <objects>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	List of clocks, ports, or pins

#### **Categories**

SDC, XDC

#### **Description**

Propagates clock latency throughout a clock network, resulting in more accurate skew and timing results throughout the clock network.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Required) A list of the clock objects to force propagation on.



## **Examples**

This example specifies that the primary system clock from the top-level should be propagated:

```
set_propagated_clock [get_clocks top/clk]
```

This example specifies that all clocks from "sublevel1" should be propagated:

set\_propagated\_clock [get\_clocks sublevel1/\*]

- get\_clocks
- create\_clock



## set\_property

Set property on object(s).

#### **Syntax**

set\_property [-dict <args>] [-quiet] [-verbose] <name> <value>
<objects>...

#### Returns

Nothing

### **Usage**

Name	Description
[-dict]	list of name/value pairs of properties to set
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<name></name>	Name of property to set. Not valid with -dict option
<value></value>	Value of property to set. Not valid with -dict option
<objects></objects>	Objects to set properties on

## **Categories**

Object, PropertyAndParameter, XDC

#### **Description**

Assigns the defined property <name> and <value> to the specified <objects>.

This command can be used to define any property on an object in the design. Each object has a set of predefined properties that have expected values, or a range of values. The set\_property command can be used to define the values for these properties. To determine the defined set of properties on an object, use report\_property, list\_property, or list property values.

You can also define custom properties for an object, by specifying a unique <name> and <value> pair for the object. If an object has custom properties, these will also be reported by the report property and list property commands.

This command returns nothing if successful, and an error if it fails.



**TIP:** You can use the <code>get\_property</code> command to validate any properties that have been set on an object.



#### **Arguments**

-dict - (Optional) Use this option to specify a dictionary of multiple properties (<name>
 <value> pairs) on an object with a single set\_property command. Multiple <name> <value>
pairs must be enclosed in braces, {}, or quotes, "".

-dict "name1 value1 name2 value2 ... nameN valueN"



**IMPORTANT:** When writing the constraints for a design using either <code>save\_constraints</code>, <code>save\_constraints\_as</code>, or <code>write\_xdc</code>, the properties specified using the <code>-dict</code> option will be written as separate <code>set\_property</code> commands for each name/value pair. If you don't want the XDC constraints to be expanded in this manner, you can either use the Tcl script driven approach in a non-project design, or use a Tcl script as a design source in your constraint set. Refer to Vivado Design Suite User Guide: Design Flows Overview (UG892) for more information on non-project based design, or refer to Vivado Design Suite User Guide: Using Constraints (UG903) for more information on using Tcl scripts in constraint sets.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<name> - (Required) Specifies the name of the property to be assigned to the object or objects. The <name> argument is case sensitive and should be specified appropriately.

<value> - (Required) Specifies the value to assign to the <name> on the specified object or
objects. The value is checked against the property type to ensure that the value is valid. If the
value is not appropriate for the property an error will be returned.



**IMPORTANT:** In some cases the value of a property may include special characters, such as the dash character ('-'), which can cause the tool to interpret the value as a new argument to the command. In this case, you must use the explicit arguments (-name, -value, -objects) instead of the implied positional arguments (name, value, objects) as described here. This is shown in the **Examples** section below.

<objects> - (Required) One or more objects to assign the property to.

## **Examples**

Create a user-defined boolean property, TRUTH, for cell objects, and set the property on a cell:

```
create_property -type bool truth cell
set property truth false [lindex [get cells] 1]
```

Use the -dict option to specify multiple properties at one time on the current design:

set\_property -dict "POST\_CRC enable POST\_CRC\_ACTION correct\_and\_continue" \
[current design]



The following example sets the TOP property of the current fileset to define the top module of the project:

```
set_property top fftTop [current_fileset]
set property top file {C:/Data/sources/fftTop.v} [current fileset]
```

**NOTE:** Defining the top module requires the TOP property to be set to the desired hierarchical block in the source fileset of the current project. In the preceding example TOP is the property name, fftTop is the value, and current\_fileset is the object. In addition, the TOP\_FILE property should be defined to point to the data source for the top module.

This example shows how to set a property value that includes the dash character, '-'. The dash can cause the tool to interpret the value as a new command argument, rather than part of the value being specified, and will cause an error as shown. In this case, you must use the explicit form of the positional arguments in the set\_property command:

```
set_property {XELAB.MORE_OPTIONS} {-pulse_e_style ondetect} \
    [get_filesets sim_1]

ERROR: [Common 17-170] Unknown option '-pulse_e_style ondetect',
    please type 'set_property -help' for usage info.
set_property -name {XELAB.MORE_OPTIONS} -value {-pulse_e_style ondetect}\
    -objects [get filesets sim 1]
```

The following example sets the internal VREF property value for the specified IO Bank:

```
set property internal vref {0.75} [get iobanks 0]
```

The following example defines a DCI Cascade by setting the DCI\_CASCADE property for the specified IO Bank:

```
set property DCI CASCADE {14} [get iobanks 0 ]
```

The following example configures the synth\_1 run, setting options for Vivado Synthesis 2013, and then launches the synthesis run:

```
set_property flow {Vivado Synthesis 2016} \
    [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 500 \
    [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION on \
    [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION one_hot \
    [get_runs synth_1]
launch runs synth_1
```

This example is the same as the prior example, except that it uses the <code>-dict</code> option to set all the properties on the synthesis run in a single <code>set property</code> command:

```
set_property -dict [ list flow {Vivado Synthesis 2016} \
   STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT 500 \
   STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION on \
   STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION \
   one_hot ] [get_runs synth_1]
launch runs synth 1
```



- current\_fileset
- create\_property
- create\_run
- get\_cells
- get\_property
- get\_runs
- launch\_runs
- list\_property
- list\_property\_value
- report\_property
- reset\_property



## set\_speed\_grade

Set Timing Speed Grade and Temperature Grade.

#### **Syntax**

set speed grade [-temperature <arg>] [-quiet] [-verbose] [<value>]

#### Returns

String result

#### **Usage**

Name	Description
[-temperature]	Temperature grade used for timing analysis (Not available for 7 Series and earlier)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <value>]</value>	Speed grade used for timing analysis

#### **Categories**

Project

#### **Description**

**NOTE:** After set\_speed\_grade has been used on a design, it can be used for timing analysis, but it will no longer go through implementation. If you want to run implementation on the design, you should save the design checkpoint and use read\_checkpoint -part to implement the design with the new speed grade.

Sets the speed grade used for timing analysis for the target device in the current design.

This command is used to change the speed grade of the target device for timing analysis only, and does not affect other aspects of the design. It must be run on an opened synthesized or implemented design.

Use the <code>set\_speed\_grade</code> command prior to the <code>report\_timing\_summary</code> or <code>report\_timing</code> command or other timing commands to change the speed grade for analysis. If the timing is valid, then you can use the <code>set\_property</code> or <code>set\_part</code> command to change the target part for the project to re-synthesize and implement the design.



**TIP:** For UltraScale devices, you can specify either the temperature or the value to define the speed grade for the part. For 7 series devices, you can only specify the value.



This command returns a transcript of its process, and the speed grade set, or returns an error if it fails.

#### **Arguments**

-temperature - (Optional) Specify the temperature grade for UltraScale devices, used for timing analysis.

**NOTE:** This option is not available for 7 series devices, or earlier.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<value> - (Optional) The speed grade for the target device. Typical values are -1, -1L, -2, or
-3. Specifying an incorrect value (e.g. -999) will cause the command to return an error message
with a list of valid values for the current part.

#### **Examples**

The following example sets the speed grade for the device in the current design to -1:

set speed grade -1

- report\_drc
- report\_timing
- report\_timing\_summary
- set\_part
- set\_property



# set\_switching\_activity

Set switching activity on specified objects or default types.

### **Syntax**

set\_switching\_activity [-toggle\_rate <arg>] [-default\_toggle\_rate
<arg>] [-type <args>] [-all] [-static\_probability <arg>]
[-default\_static\_probability <arg>] [-signal\_rate <arg>] [-hier]
[-deassert\_resets] [-quiet] [-verbose] [<objects>...]

#### Returns

Nothing

#### **Usage**

Name	Description
[-toggle_rate]	Toggle rate (%) is the rate at which the output of synchronous logic element switches compared to a given clock input. It is modeled as a percentage between 0 - 200%. A toggle rate of 100% means that on average the output toggles once during every clock cycle, changing on either the rising or falling clock edges, and making the effective output signal frequency half of the clock frequency. Default: 0.0
[-default_toggle_rate]	The default toggle rate to be used in power analysis on the primary inputs of the design. The default toggle rate is set on those primary input nets whose switching activity is not specified by the user, simulation data or constraints of the design. Valid values are: 0 <= value < 200. The default value is 12.5. Default: 12.5
[-type]	Specify nodes in a specific category. List of valid type values: io_output, io_bidir_enable, register, lut_ram, lut, dsp, bram_enable, bram_wr_enable, gt_txdata, gt_rxdata.
[-all]	Used together with -type, set switching activity on -type nets within an instance
[-static_probability]	Static probability value: 0 <= Value <= 1 Default: 0.5
[-default_static_probability]	The default static probability to be used in power analysis on the design. The default static probability is set on those primary inputs whose switching activity is not specified by the user, simulation data or constraints of the design. Valid values are: 0 <= Value <= 1. The default value is 0.5. Default: 0.5
[-signal_rate]	The number of times an element changed state (high-to-low and low-to-high) per second. Xilinx tools express this as millions of transitions per second (Mtr/s). Default: 0.0



Name	Description
[-hier]	Hierarchically sets the switching activity on a hierarchical instance provided via <objects> option. This option should be used only with <objects> option</objects></objects>
[-deassert_resets]	A switch to elegantly auto deassert all set,reset,preset and clear signals that do not have conflicted polarities
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	Objects to set switching activity on

#### **Categories**

XDC, Power

#### **Description**

Sets the signal rate and the switching probability to be used when performing power estimation on the current synthesized or implemented design. These include simple signal rate and simple static probability on nets, ports, and pins; and state dependent static probabilities on cells.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

The switching activity of a design affects both the static and dynamic power consumption. The static power is often dependent on logic state transitions, and the dynamic power is directly proportional to the toggle rate.

The set\_switching\_activity command can be used to specify default activity rates for the whole design, or to define the activity of one or more signals in the design or on a specified module.

The current switching activity attributes can be found by using the report\_switching\_activity command. The values can be set to their default values by using the reset\_switching\_activity command.

**NOTE:** The reset\_switching\_activity is used to reset switching activity for specified objects. Use the set\_switching\_activity -default\_toggle\_rate or -default\_static\_probability to change or reset these values.

#### **Arguments**

-toggle\_rate <value> - (Optional) Specify the toggle rate (%) as the switching rate of the output of synchronous logic elements compared to a given clock input. The toggle rate is specified as a percentage between 0 - 100%. For clock and DDR signals only, the toggle rate can be specified up to 200%. A toggle rate of 100% means that on average the output toggles once during every clock cycle, changing on either the rising or falling clock edges, and making the effective output signal frequency half of the clock frequency. The default <value> is 12.5% of the clock frequency, as defined by the -default toggle rate option.

**NOTE:** This option must be specified with -static probability.



-default\_toggle\_rate <rate> - (Optional) The default toggle rate to be used in power analysis on the primary inputs of the current design. The default toggle rate is set on the primary input nets whose switching activity is not specified by the user, simulation data, or constraints of the design. On asynchronous inputs the toggle rate is set with respect to the highest clock in the design. Valid values are: 0 <= value < 200. The default value is 12.5.

**NOTE:** This option cannot be specified with <objects> as it specifies the default toggle rate for the entire design.

-type <arg> - (Optional) The type of logic entity that the specified
set\_switching\_activity command can be applied to. By default, the command is
applied to the top-level of the current design, or to the specified <objects>. The -type
option applies the command settings to the specified type of logic objects in the top-level of
the current design. The -all option or -hier option can be used to modify the scope of
objects the command applies to. Valid logic types include:

- io\_output Primary outputs.
- io\_bidir\_enable Enable pin of Bidir ports.
- register All register outputs in the design/hierarchy specified.
- lut All LUT outputs in the design/hierarchy specified.
- lut\_ram All distributed ram outputs in the design/hierarchy specified.
- dsp All DSP outputs in the design/hierarchy specified.
- bram enable Enable pins (ENARDEN/ENBWREN) of BRAMs.
- bram\_wr\_enable Write enables of BRAMs (WEA/WEBWE).
- gt\_txdata Output TX data pins of all GTs.
- gt\_rxdata Output RX data pins of all GTs.

**NOTE:** The -type option is only valid for use when setting the -toggle\_rate or the -signal rate, and other settings are not supported.

-all - (Optional) Must be used with -type to set the switching activity on all instances in the design of the specified type of logic objects. As a default the set\_switching\_activity command applies to the top-level of the design or current\_instance, or to the specified type of objects in that level.

-static\_probability <value> - (Optional) The static switching probability for the specified <objects> to be used in power analysis. Valid values are 0 <= <value> <= 1. The default value is 0.5.

-default\_static\_probability <value> - (Optional) The default static probability to be used in power analysis on the current design. The default static probability is set on primary inputs whose switching activity is not specified by the user, simulation data, or constraints of the design. Valid values are 0 <= value <= 1. The default value is 0.5.

**NOTE:** This option cannot be specified with <objects> as it defines the default for the entire design. Use -static probability to define the <value> for specific objects.

-signal\_rate <value> - (Optional) The signal frequency to be used for analysis, expressed as millions of transitions per second (Mtr/s). Specifies the number of times an element changes state per second, including transitions from low-to-high and from high-to-low. The default value is 0.

**NOTE:** Must be specified with -static probability.



-hier - (Optional) Apply the switching activity hierarchically to signals in the specified hierarchical <objects>. Without -hier, the switching activity is applied to the specified <objects>, or -type of objects at the current level of the hierarchy.

-deassert\_resets - (Optional) Directs the Vivado tool to automatically de-assert all reset-type control signals (Set, Preset, Reset, Clear), by setting the signal static probability to 0. The tool will only de-assert control signals with non-conflicting polarities. However, if a net is connected to an active-low and an active-high Reset pin for instance, then it will not de-assert this signal; or if a net is connected to an active-high Reset, and an active-high Set, or Enable pin, then it will not de-assert this signal.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Optional) A list of port, pin, and net objects to which the switching activity
constraint should be applied; or a list of cells when specified with -type to define logic objects.

#### **Examples**

The following example specifies a signal rate and switching probability for all ports, then reports the switching attributes for those ports:

```
set_switching_activity -signal_rate 55 -static_probability .33 [get_ports]
report switching activity [get ports]
```

The following example specifies the default switching probability for the current design:

```
set switching activity -default static probability .75
```

This example sets the specified toggle rate and static probability on all registers in the hierarchy of "CPU/MEM":

```
set_switching_activity -type register -toggle_rate 0.4 \
    -static probability 0.5 [get cells CPU/MEM]
```

This example sets the specified toggle rate and static probability on all registers in the hierarchy of "CPU/" and underneath hierarchy:

```
set_switching_activity -type register -toggle_rate 0.4
-static probability 0.5 -hier [get cells CPU]
```



- get\_clocks
- get\_nets
- get\_ports
- power\_opt\_design
- report\_power
- report\_switching\_activity
- reset\_switching\_activity



## set\_system\_jitter

Set system jitter.

#### **Syntax**

set system jitter [-quiet] [-verbose] <system jitter>

#### Returns

System\_jitter

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<system_jitter></system_jitter>	System jitter: Value >= 0

#### **Categories**

**XDC** 

## **Description**

Sets the system jitter specified in nanoseconds (ns) for all clocks in the design, including primary and generated clocks. System jitter is used to account for excessive noise that affects all the clocks within the FPGA, like power supply noise and board noise. The default system jitter is technology-dependent and is predefined for each Xilinx FPGA family based on device characterization with several power supplies under all supported operating conditions.

System Jitter is a component of the Total System Jitter ( $T_{sj}$ ) used in the calculation of clock uncertainty for a path. It is due to the maximum noise (in time) that can be seen on the  $V_{ccint}$  rail due to simultaneous switching of internal nodes, cross talk and other phenomenon that can impact timing on any path in the design.



**IMPORTANT:** The jitter calculated by Xilinx takes into consideration the uncertainty introduced by the clocking resources, the input jitter and the system jitter. Using the <code>set\_system\_jitter</code> command overrides the default system jitter value calculated by Xilinx, and is not recommended.

The System Jitter and the Input Jitter are random jitters which typically follow a Gaussian distribution and are added in a quadratic manner to represent the worst case combination. When the Input Jitter is null, the Total System Jitter  $(T_{sj})$  for an internal register-to-register path has the following equation:

 $T_{si} = \sqrt{\text{SourceClockSystemJitter}^2 + \text{DestinationClockSystemJitter}^2}$ 



For example, when using the default value for system jitter of 50ps:

```
T_{si} = \sqrt{(0.050^2 + 0.050^2)} = 0.071 \text{ns} = 71 \text{ps}
```

The set\_system\_jitter command applies to all the clocks in the design. Use the set input jitter command to specify additional jitter for a specific primary clock.



**TIP:** SYSTEM\_JITTER is reported as a property of clocks, although it applies to all clocks in the design. INPUT\_JITTER is also a property of primary clocks. These properties can be returned by the get\_property or report\_property commands.

This command returns nothing if successful, or returns an error if it fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<system\_jitter> - (Required) Specifies the system jitter specified in nanoseconds (ns) to be
applied system-wide. The jitter specified by the set\_system\_jitter command overwrites
the default value.

## **Examples**

This example defines the primary clock, sysClk, and specifies a system wide jitter of 0.1 ns:

```
create_clock -period 10 -name sysClk [get_ports sysClk]
set system jitter 0.1
```

The following example defines a primary clock, sysClk, and a generated clock, sysClkDiv2, that is a divide by two version of the primary clock. A system jitter of 0.2 ns is specified that applies to all the clocks in the design. An additional input jitter of 0.09 ns is specified on only the primary clock:

```
create_clock -period 10 -name sysClk [get_ports sysClk]
create_generated_clock -name sysClkDiv2 -source [get_ports sysClk] \
    -divide_by 2 [get_pins clkgen/sysClkDiv/Q]
set_system_jitter 0.2
set input jitter sysClk 0.09
```

The follow example defines two primary clocks, sysClk and procClk. A system jitter of 0.2 ns is defined for all the clocks in the system. An additional input jitter of 0.05 ns is specified for the clock procClk:

```
create_clock -period 10 -name sysClk [get_ports sysClk]
create_clock -period 25 -name procClk [get_ports procClk]
set_system_jitter 0.2
set input jitter procClk 0.05
```



- report\_timing
- set\_clock\_uncertainty
- set\_input\_delay
- set\_input\_jitter



## set\_units

Set units for checking.

#### **Syntax**

set\_units [-capacitance <arg>] [-current <arg>] [-voltage <arg>]
[-power <arg>] [-altitude <arg>] [-quiet]
[-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-capacitance]	Capacitance unit in farad. Valid values are from kF-fF. Default: pF
[-current]	Current unit in ampere. Valid values are from kA-fA. Default: mA
[-voltage]	Voltage unit in volt. Valid values are from kV-fV. Default: V
[-power]	Wattage unit in watts. Valid values are from kW-fW. Default: mW
[-resistance]	Resistance unit in ohm. Valid values are from kOhm-fOhm. Default: ohm
[-altitude]	Altitude in metric or standard units. Valid values are meters and feet. Default: meters
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

SDC, XDC

#### **Description**

This command specifies the default units to be assumed when the design is analyzed. Specifically, the -current, -voltage, -power, and -resistance options impact the values returned by the report power command.

The set\_units command can be used multiple times to define and redefine units. If set units includes a previously set unit value, the unit is redefined.

**NOTE:** This command operates silently and does not return direct feedback of its operation.



#### **Arguments**

-capacitance <arg> - (Optional) Specify the unit of capacitance in Farads. Valid values range from kilofarads (kF) to femtofarads (fF). The default unit of capacitance is picofarads (pF).

-current <arg> - (Optional) Specify the unit of current in amperes. Valid values range from kiloAmps (kA) to femtoAmps (fA). The default unit of amperes is milliAmps (mA).

-voltage <arg> - (Optional) Specify the unit of voltage in Volts. Valid values range from kilovolts (kV) to femotovolts (fV). The default unit of voltage is Volts (V).

-power <arg> - (Optional) Specify the unit of power in watts. Valid values range from kilowatts (kW) to femtowatts (fW). The default unit of power is milliwatts (mW).

-resistance <arg> - (Optional) Specify the unit of resistance in ohms. Valid values range from kilo-ohm (kOhm) to femto-ohm (fOhm). The default unit of resistance is ohms (Ohm).

-altitude [ meters | feet ] - (Optional) Specify the unit of altitude as meters or feet. The default unit is meters.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

Specify that voltage should be in millivolts and all values should use three digits

```
set units -voltage mV
```

The following example changes the default unit for current to Amperes:

```
set units -voltage kV -current A
```

**NOTE:** The second example of set\_units redefines the Voltage units defined in the first example, as well as defining the units for current.

- report\_power
- set\_operating\_conditions



## set\_value

Set the current value of an HDL object (variable, signal, wire, or reg) to a specified value.

#### **Syntax**

set value [-radix <arg>] [-quiet] [-verbose] <hdl object> <value>

#### Returns

Nothing

#### **Usage**

Name	Description
[-radix]	radix specifies the radix to use for interpreting value. Allowed values are: default, dec, bin, oct, hex, unsigned, ascii, smag
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hdl_object></hdl_object>	Set the value on the given hdl_object.
<value></value>	The value to assign to the specified object.

### **Categories**

Simulation

### **Description**

Specify the value of a single HDL object at the current simulation run time.

HDL objects include HDL signals, variables, or constants as defined in the Verilog or VHDL testbench and source files. An HDL signal includes Verilog wire or reg entities, and VHDL signals. Examples of HDL variables include Verilog real, realtime, time, and event.

HDL constants include Verilog parameters and localparams, and VHDL generic and constants. The HDL scope, or scope, is defined by a declarative region in the HDL code such as a module, function, task, process, or begin-end blocks in Verilog. VHDL scopes include entity/architecture definitions, block, function, procedure, and process blocks.



#### **Arguments**

-radix <arg> - (Optional) Specifies the radix to use when returning the value of the specified object. Allowed values are: default, dec, bin, oct, hex, unsigned, and ascii.

**NOTE:** The radix dec indicates a signed decimal. Specify the radix unsigned when dealing with unsigned data.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hdl\_object> - (Required) Specifies a single HDL object to get the value of. The object can be specified by name, or can be returned as an object from the get objects command.

<value> - (Required) The value to set the specified object to. The specified <value> depends
on the type of the <hdl\_object>. HDL object types include: "logic", floating point, VHDL
enumerated, and VHDL integral. For all but "logic" the -radix option is ignored.

- "Logic" does not refer to an actual HDL object type, but means any object whose values are similar to those of VHDL std\_logic, such as:
  - the Verilog implicit 4-state bit type,
  - the VHDL bit and std\_logic predefined types,
  - any VHDL enumeration type which is a subset of std\_logic, including the character literals '0' and '1'.
- For logic types the value depends on the radix:
  - If the specified value has fewer bits than the logic type expects, the value is zero extended, but not sign extended, to match the expected length.
  - If the specified value has more bits than the logic type expects, the extra bits on the MSB side should all be zeros, or the Vivado simulator will return a "size mismatch" error.
- Accepted values for floating point objects are floating point values.
- The accepted value for non-logic VHDL enumerated types is a scalar value from the enumerated set of values, without single quotes in the case of characters.
- Accepted values for VHDL integral types is a signed decimal integer in the range accepted by the type.

### **Examples**

The following example sets the value of the sysClk signal:

set\_value sysClk Z



This example uses the bin, dec, and unsigned radix to specify the same value on the given bus:

```
set_value -radix bin /test/bench_VStatus_pad_0_i[7:0] 10100101
set_value -radix unsigned /test/bench_VStatus_pad_0_i[7:0] 165
set value -radix dec /test/bench VStatus pad 0 i[7:0] -91
```

The following example shows the bit extension performed when the provided value has fewer bits than the logic type expects :

```
set_value -radix bin /test/bench_VStatus_pad_0_i[7:0] 101
get_value -radix bin /test/bench_VStatus_pad_0_i[7:0]
          00000101
```

The following example shows the bit truncation performed when the provided value has more bits than the logic type expects :

```
set_value -radix bin /test/bench_VStatus_pad_0_i[7:0] 0010100101
get_value -radix bin /test/bench_VStatus_pad_0_i[7:0]
    10100101
set_value -radix bin /test/bench_VStatus_pad_0_i[7:0] 1110100101
ERROR: [#UNDEF] Object size 8 does not match size of given value 1110100101
```

**NOTE:** In the second set\_value command, the extra bits are not zero, and so an error is returned.

- current\_time
- get\_objects
- get\_value
- report\_values



# setup\_ip\_static\_library

(User-written application).

#### **Syntax**

setup\_ip\_static\_library [-directory <arg>] [-ip\_repo\_path <arg>] [-ips
<arg>] [-project] [-install] [-no\_update\_catalog] [-force] [-quiet]
[-verbose]

#### Returns

None

#### **Usage**

Name	Description
[-directory]	Extract static files in the specified directory Default: None
[-ip_repo_path]	Extract static files from the specified IP repository path Default: None
[-ips]	Extract static files for the specified IPs only Default: Empty
[-project]	Extract static files for the current project
[-install]	Extract static files for the IP catalog
[-no_update_catalog]	Do no update IP catalog Default: 1
[-force]	Overwrite static files
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

simulation, xilinxtclstore, user-written



## setup\_pr\_configurations

Creates minimum PR Configurations and Child Impl runs automatically based on the combination of Partition Instances and RMs.

#### **Syntax**

setup\_pr\_configurations [-partitions <args>] [-use\_netlist] [-force]
[-run <arg>] [-quiet] [-verbose]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-partitions]	List of partition instances and reconfig modules pairs
[-use_netlist]	Use netlist for getting instances of partition_defs to creating PR Configurations
[-force]	Using force deletes active parent impl run's PR Configuration and it's child runs and PR Configurations, and then creates new PR Configurations and runs
[-run]	Parent impl run to which child impl runs and PR Configurations need to be created
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

**Partition** 

#### **Description**

Automatically creates the minimum PR configurations and child implementation runs based on the combination of Partition Instances and Reconfigurable Modules.

In the Partial Reconfiguration (PR) design flow, the PR configuration lets you specify a reconfigurable module (RM) to assign to a specific instance of a Partition Definition (partitionDef). This flow lets you create unique configurations of the design based on the combination of the core design and one or more RMs. The PR design flow requires the implementation of each PR configuration, resulting in partial bitstreams for the RMs, but complete bitstreams for each integrated configuration. Refer to the *Vivado Design Suite User Guide: Partial Reconfiguration* (UG909) for more information.



This command is designed to work automatically to create the needed PR configurations and implementation runs for those configurations.

This command returns nothing if successful, or returns an error if the command fails.

#### **Arguments**

-partitions <arg> - (Optional) Specify a list of partition instances and reconfigurable module pairs to assign to the PR configuration. The argument must be specified as <partitionInstance>:<RM> pairs. This format lets you assign different RMs to multiple instances of a single partitionDef in the design.

-force - (Optional) Delete current PR configurations and configuration runs, and create new PR configurations and runs.

-run <arg> - (Optional) Specify the parent run to use for the implementation run of a PR configuration.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

#### **Example**

The following example automatically creates the necessary PR configurations, and PR config implementation runs, to support the partitionDefs and RMs in the project:

setup pr configurations

- create\_partition\_def
- create\_pr\_configuration
- create\_reconfig\_module
- current\_pr\_configuration
- delete\_pr\_configurations
- get\_pr\_configurations



## show\_objects

Show objects in Find Results view.

#### **Syntax**

show objects [-name <arg>] [-quiet] [-verbose] <objects>

#### Returns

Nothing

#### **Usage**

Name	Description
[-name]	Tab title
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	Objects to show Find Results view

### **Categories**

**GUIControl** 

### Description

Populates the specified objects into the Find Results window in the Vivado IDE.

**NOTE:** This command is only useful when run in the Vivado IDE. When run in Tcl or Batch mode the command simply returns without error or comment.

#### **Arguments**

-name <arg> - The name of the report tab to open in the Find Results window. If no name is specified, the default name of **find\_1** is provided.



**TIP:** If the command is run multiple times, without the -name option, each occurrence of show objects will overwrite the prior results.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - The design objects to show in the Find Results window. The objects must
be specified as design objects, and not just specified by name. Objects can be returned by
commands like get\_cells, get\_pins, get\_nets, or by all\_inputs, and all\_rams.

#### **Examples**

The following example shows all DSP objects in the current design in the Find Results window.

```
show objects -name All DSPs [all dsps]
```

The following example shows all of the cells in the design hierarchy that are Clock or DSP PRIMITIVE\_TYPEs:

```
show_objects -name find_1 [get_cells -hierarchical \
-filter { PRIMITIVE TYPE =~ CLK.*.* || PRIMITIVE TYPE =~ MULT.dsp.* } ]
```

- all\_inputs
- all\_rams
- get\_cells
- get\_nets
- get\_pins
- get\_ports



## show\_schematic

Show netlist items in schematic view.

#### **Syntax**

show\_schematic [-add] [-remove] [-regenerate] [-pin\_pairs] [-name
<arg>] [-quiet] [-verbose] <objects>

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
[-add]	Add to existing schematic view
[-remove]	Remove from existing schematic view
[-regenerate]	Regenerate layout of schematic view
[-pin_pairs]	objects are treated as pair of connected pins. This can be useful to display paths
[-name]	Schematic window title
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	Netlist items to show in schematic view

### **Categories**

**GUIControl** 

#### **Description**

Create a schematic view containing the specified design objects when the tool is invoked in GUI mode.

The scope of the schematic that is displayed depends on the objects specified. A schematic created with cells, shows the specified cells and any connections between the cells. A schematic created with pins, shows the pin objects, or shows them connected as appropriate if <code>-pin\_pairs</code> is specified. A schematic created with nets shows the nets, as well as the cells and ports connected to the nets.

To display a schematic with multiple levels of hierarchy, use the <code>current\_instance</code> command to set the top-level of the hierarchy, or the level of interest, and use the <code>-hierarchical</code> option when specifying design objects with a <code>get \* command</code>.



**NOTE:** This command is only useful when run in the Vivado IDE. When run in Tcl or Batch mode the command simply returns without error or comment.

#### **Arguments**

- -add (Optional) Add the specified objects to the schematic window.
- -remove (Optional) Remove the specified objects from the schematic window.
- -regenerate (Optional) Regenerate the schematic window.
- -pin\_pairs (Optional) When specified with a pair of connected pin objects, the schematic shows the pins and the wire between the pins. When the -pin\_pairs option is not specified, or is specified with disconnected pins, the wire is not shown.
- -name <arg> (Optional) Defines a name for the schematic window opened in the GUI. Use this name to add to, remove from, or regenerate the schematic.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) The netlist objects to display in the schematic window.

### **Examples**

The following example creates a schematic for the top-level of the design, displaying the nets as well as the ports and cells they connect to:

```
show schematic [get nets]
```

The following example sets the level of hierarchy of interest, and creates a hierarchical schematic from the current level down:

```
current_instance A
show_schematic [get_nets -hier]
```

The following example creates a schematic window showing the specified pins, and the wire connection between them:

```
show schematic -pin pairs [get pins {data0 i/O data reg/D}]
```

- current instance
- get\_cells
- get\_nets
- get\_pins
- get\_ports



## split\_diff\_pair\_ports

Remove differential pair relationship between 2 ports.

#### **Syntax**

split diff pair ports [-quiet] [-verbose] <ports>...

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<ports></ports>	Ports to split

#### **Categories**

**PinPlanning** 

#### **Description**

Splits an existing differential pair of ports into two single-ended ports.

**NOTE:** This command operates silently and does not return direct feedback of its operation.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<ports> - (Required) The names of two ports of a differential pair to split into single-ended
ports.



## **Examples**

The following example splits the specified diff pair ports to form two single ended ports:

split\_diff\_pair\_ports PORT\_N PORT\_P

- make\_diff\_pair\_ports
- create\_port
- create\_interface



## start\_gui

Start GUI.

#### **Syntax**

start gui [-verbose]

#### Returns

Nothing

### **Categories**

**GUIControl** 

#### **Description**

Launches the GUI when the tool is running in the Vivado Design Suite Tcl shell. The GUI is invoked with the current project, design, and run information.

### **Arguments**

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

## **Examples**

The following example is executed from the command prompt when the tool is running in Tcl mode:

Vivado% start gui

#### See Also

stop\_gui



## start\_vcd

Start capturing VCD output (equivalent of \$dumpon verilog system task). This can be used after a stop\_vcd TCL command has stopped VCD generation started by open\_vcd.

#### **Syntax**

start vcd [-quiet] [-verbose]

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Simulation

### Description

The start\_vcd command specifies that the tool start writing Value Change Dump (VCD) information into the specified VCD object. This Tcl command models the behavior of the Verilog \$dumpon system task.

**Note:** You must execute the open\_vcd command before using the start\_vcd command. Nothing is returned by this command.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example starts the writing of HDL signals into the current VCD file:

start\_vcd

- close\_vcd
- open\_vcd
- stop\_vcd



### startgroup

Start a set of commands that can be undone/redone as a group.

#### **Syntax**

startgroup [-try] [-quiet] [-verbose]

#### Returns

Int

#### **Usage**

Name	Description
[-try]	Don't start a group if one has already been started
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

#### **Categories**

**GUIControl** 

### **Description**

Starts a sequence of commands that can be undone or redone as a series. Use <code>endgroup</code> to end the sequence of commands.

You can have multiple command groups to undo or redo, but you cannot nest command groups. You must use endgroup to end a command sequence before using startgroup to create a new command sequence.



**TIP:** The startgroup/endgroup commands are provided to support sequences of related commands that can be undone via the undo command, or redone if needed using the redo command. However, some commands can trigger an endgroup unexpectedly, and certain commands do not support either undo or redo. The limitations are not fully defined.

The startgroup command returns an integer value of 0 if a group is already started, and returns an integer value of 1 if the startgroup command has started a new group.

#### **Arguments**

-try - (Optional) Returns 1 if a new group is started. Returns 0 if a group has already been started, and therefore a new group cannot be started.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example defines a startgroup, executes a sequence of related commands, and then executes the endgroup. This sequence of commands can be undone or redone as a group:

```
startgroup
create_pblock pblock_wbArbEngine
create_pblock pblock_usbEngnSRM
add_cells_to_pblock pblock_wbArbEngine \
    [get_cells [list wbArbEngine]] -clear_locs
add_cells_to_pblock pblock_usbEngnSRM \
    [get_cells [list usbEngine1/usbEngineSRAM]] -clear_locs
endgroup
```

- endgroup
- redo
- undo



### step

Step simulation to the next statement.

#### **Syntax**

step [-quiet] [-verbose]

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Simulation

### Description

Step the current simulation to the next executable statement in the HDL source files.

The line stepping feature lets you run the simulator stepping through the source code line-by-line. This is helpful if you are interested in observing how each line or feature of your HDL source affects the results of simulation.

The step command returns information related to the next executable line from the HDL source file, or returns an error if it fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example runs the current executable line of the HDL source code, and pauses at the next executable line, returning information about that line:

```
step
Stopped at time : 0 fs : File "C:/Data/ug937/sim/testbench.v" Line 17
```

- run
- stop



## stop

Use within a condition to tell simulation to stop when a condition is true.

#### **Syntax**

stop [-quiet] [-verbose]

#### Returns

A "stop" in simulation is a pause and not a quit

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Simulation

### Description

The stop command pauses the current simulation. This command can be used within a condition, defined by add\_condition, to pause the simulation when the condition is true.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example defines a condition named resetLow, that becomes true when the reset signal is low, and then puts a message to the standard output, and stops the current simulation:

```
add_condition -name resetLow {/testbench/reset == 0 } {
puts "Condition Reset was encountered at [current_time]. \
    Stopping simulation."
stop }
```

- add condition
- report\_conditions
- restart
- run
- step



## stop\_gui

Close GUI.

#### **Syntax**

stop gui [-verbose]

#### Returns

Nothing

### **Categories**

**GUIControl** 

#### **Description**

Stops GUI mode and places the tool into Tcl mode, running in the Vivado Design Suite Tcl shell. In Tcl mode, all commands must be entered as Tcl commands or through Tcl scripts.

### **Arguments**

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example stops and closes the GUI and places the tool into Tcl mode:

stop\_gui

#### See Also

start\_gui

1465



## stop\_hw\_sio\_scan

Stop hardware SIO scans.

#### **Syntax**

stop hw sio scan [-quiet] [-verbose] <hw sio scans>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_scans></hw_sio_scans>	hardware SIO scans

## **Categories**

Hardware

### **Description**

Stop the specified scan running in the Vivado serial I/O analyzer.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized Eye Scan hardware of Xilinx UltraScale devices or 7 Series FPGAs. The Vivado serial I/O analyzer feature lets you to create, run, and save link scans.

This command lets you stop a scan that is in progress as started with the run\_hw\_sio\_scan command.

You can remove the created scan object using remove hw sio scan.

This command returns a message if successful, or returns an error if the command fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hw\_sio\_scans> - (Required) Specify one or more hw\_sio\_scan objects to stop. The hw\_sio\_scan must be specified as an object as returned by the get hw sio scans commands.

### **Example**

The following example launches a scan using the run\_hw\_sio\_scan command, and then stops the specified scan:

```
run_hw_sio_scan [lindex [get_hw_sio_scans {SCAN_3}] 0]
stop hw sio scan [get hw sio scans SCAN 3]
```

- create\_hw\_sio\_scan
- current\_hw\_device
- get\_hw\_sio\_scans
- remove\_hw\_sio\_scan
- run\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



## stop\_hw\_sio\_sweep

Stop hardware SIO sweeps.

#### **Syntax**

stop\_hw\_sio\_sweep [-quiet] [-verbose] <hw\_sio\_sweeps>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_sweeps></hw_sio_sweeps>	hardware SIO sweeps

#### **Categories**

Hardware

### **Description**

Stop the specified sweep scan.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized features of Xilinx UltraScale devices or 7 Series FPGAs. It can also be helpful to run multiple scans on a the link with different configuration settings for the GTs. This can help you determine which settings are best for your design. The Vivado serial I/O analyzer feature enables you to define, run, and save link sweeps, or collections of link scans run across a range of values.

This command lets you stop a sweep scan that is in progress as started with the run\_hw\_sio\_sweep command.

You can remove the created sweep scan object using remove hw sio sweep.

This command returns nothing if successful, or returns an error if the command fails.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_sio\_sweeps"> - (Required) Specify one or more hw\_sio\_sweep objects to stop. The hw\_sio\_sweep must be specified as an object as returned by the get\_hw\_sio\_sweeps command.

### **Example**

The following example stops the specified running sweep scan:

```
stop hw sio sweep [lindex [get hw sio sweeps {SWEEP 0}] 0]
```

- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_sweep
- run\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_sweep



## stop\_vcd

Stop capturing VCD output (equivalent of \$dumpoff verilog system task). The start\_vcd TCL command can be used to resume capturing VCD.

#### **Syntax**

stop vcd [-quiet] [-verbose]

#### **Returns**

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Simulation

### Description

Stop writing the simulation values to the current Value Change Dump (VCD) file. This suspends the output of simulation information to the file until the process is resumed using the start vcdcommand.

This Tcl command models the behavior of the Verilog \$dumpoff system task.

**Note:** You must execute the <code>open\_vcd</code> command before using the <code>stop\_vcd</code> command. Nothing is returned by the command.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



## **Examples**

The following example stops writing simulation values to the current VCD file:

stop\_vcd

- close\_vcd
- open\_vcd
- start\_vcd



## swap\_locs

Swap two locations.

#### **Syntax**

swap locs [-quiet] [-verbose] <aloc> <bloc>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<aloc></aloc>	First location (port/cell/site - should be of same type as 'bloc')
<bloo></bloo>	Second location (port/cell/site - should be of same type as 'aloc')

#### **Categories**

Floorplan

## Description

Swaps the LOC constraints assigned to two similar logic elements. A logic element is an element that can be placed onto a device resource on the FPGA.

Some DRC checking is performed when the <code>swap\_locs</code> command is executed to ensure that the two selected elements can in fact be assigned to their new locations. If the location of either element is invalid for any reason, the <code>swap\_locs</code> command will fail and an error will be returned.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<alor> - (Required) The location of the first logic element to swap. This can be specified as a port, a cell, or a device site.

<br/> <bloc> - (Required) The location of the second logic element to swap. This can be specified as a port, a cell, or a device site. This must match the type specified by the <aloc> variable.</br>

#### **Examples**

The following example swaps the instances assigned to the two specified device sites:

```
swap_locs [get_sites {OLOGIC_X2Y1}] [get_sites {OLOGIC_X2Y0}]
```

- get\_cells
- get\_ports
- get\_sites



## synth\_design

Synthesize a design using Vivado Synthesis and open that design.

#### **Syntax**

synth\_design [-name <arg>] [-part <arg>] [-constrset <arg>] [-top
<arg>] [-include\_dirs <args>] [-generic <args>] [-verilog\_define
<args>] [-flatten\_hierarchy <arg>] [-gated\_clock\_conversion
<arg>] [-directive <arg>] [-rtl] [-bufg <arg>] [-no\_lc]
[-fanout\_limit <arg>] [-shreg\_min\_size <arg>] [-mode <arg>]
[-fsm\_extraction <arg>] [-rtl\_skip\_ip] [-rtl\_skip\_constraints]
[-keep\_equivalent\_registers] [-resource\_sharing <arg>] [-cascade\_dsp
<arg>] [-control\_set\_opt\_threshold <arg>] [-incremental
<arg>] [-max\_bram <arg>] [-max\_uram <arg>] [-max\_dsp <arg>]
[-max\_bram\_cascade\_height <arg>] [-max\_uram\_cascade\_height <arg>]
[-retiming] [-no\_srlextract] [-assert] [-no\_timing\_driven] [-sfcu]
[-quiet] [-verbose]

#### Returns

Design object

## **Usage**

Name	Description
[-name]	Design name
[-part]	Target part
[-constrset]	Constraint fileset to use
[-top]	Specify the top module name
[-include_dirs]	Specify verilog search directories
[-generic]	Specify generic parameters. Syntax: -generic <name>=<value></value></name>
[-verilog_define]	Specify verilog defines. Syntax: -verilog_define <macro_name>[=<macro_text>] -verilog_define <macro_name>[=<macro_text>]</macro_text></macro_name></macro_text></macro_name>
[-flatten_hierarchy]	Flatten hierarchy during LUT mapping. Values: full, none, rebuilt Default: rebuilt
[-gated_clock_conversion]	Convert clock gating logic to flop enable. Values: off, on, auto Default: off
[-directive]	Synthesis directive. Values: default, RuntimeOptimized, AreaOptimized_high, AreaOptimized_medium, AlternateRoutability, AreaMapLargeShiftRegToBRAM, AreaMultThresholdDSP, FewerCarryChains Default: default
[-rtl]	Elaborate and open an rtl design



Name	Description
[-bufg]	Max number of global clock buffers used by synthesis Default: 12
[-no_lc]	Disable LUT combining. Do not allow combining LUT pairs into single dual output LUTs.
[-fanout_limit]	Fanout limit. This switch does not impact control signals (such as set,reset, clock enable) use MAX_FANOUT to replicate these signals if needed. Default: 10000
[-shreg_min_size]	Minimum length for chain of registers to be mapped onto SRL Default: 3
[-mode]	The design mode. Values: default, out_of_context Default: default
[-fsm_extraction]	FSM Extraction Encoding. Values: off, one_hot, sequential, johnson, gray, user_encoding, auto Default: auto
[-rtl_skip_ip]	Exclude subdesign checkpoints in the RTL elaboration of the design; requires -rtl option.
[-rtl_skip_constraints]	Do not load and validate constraints against elaborated design; requires -rtl option.
[-keep_equivalent_registers]	Prevents registers sourced by the same logic from being merged. (Note that the merging can otherwise be prevented using the synthesis KEEP attribute)
[-resource_sharing]	Sharing arithmetic operators. Value: auto, on, off Default: auto
[-cascade_dsp]	Controls how adders summing DSP block outputs will be implemented. Value: auto, tree, force Default: auto
[-control_set_opt_threshold]	Threshold for synchronous control set optimization to lower number of control sets. Valid values are 'auto' and non-negative integers. The higher the number, the more control set optimization will be performed and fewer control sets will result. To disable control set optimization completely, set to 0. Default: auto
[-incremental]	dcp file for incremental flowvalue of this is the file name
[-max_bram]	Maximum number of block RAM allowed in design. (Note -1 means that the tool will choose the max number allowed for the part in question) Default: -1
[-max_uram]	Maximum number of Ultra RAM blocks allowed in design. (Note -1 means that the tool will choose the max number allowed for the part in question) Default: -1
[-max_dsp]	Maximum number of block DSP allowed in design. (Note -1 means that the tool will choose the max number allowed for the part in question) Default: -1
[-max_bram_cascade_height]	Controls the maximum number of BRAM that can be cascaded by the tool. (Note -1 means that the tool will choose the max number allowed for the part in question) Default: -1
[-max_uram_cascade_height]	Controls the maximum number of URAM that can be cascaded by the tool. (Note -1 means that the tool will choose the max number allowed for the part in question) Default: -1



Name	Description
[-retiming]	Seeks to improve circuit performance for intra-clock sequential paths by automatically moving registers (register balancing) across combinatorial gates or LUTs. It maintains the original behavior and latency of the circuit and does not require changes to the RTL sources.
[-no_srlextract]	Prevents the extraction of shift registers so that they get implemented as simple registers
[-assert]	Enable VHDL assert statements to be evaluated. A severity level of failure will stop the synthesis flow and produce an error.
[-no_timing_driven]	Do not run in timing driven mode
[-sfcu]	Run in single-file compilation unit mode
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

#### **Categories**

Tools

### Description

Directly launches the Vivado synthesis engine to compile and synthesize a design in either Project Mode or Non-Project Mode in the Vivado Design Suite. Refer to the *Vivado Design Suite User Guide: Design Flows Overview (UG892)* for a complete description of Project Mode and Non-Project Mode.

Vivado synthesis can be launched directly with the synth\_design command in the Non-Project Mode of the Vivado Design Suite.



**TIP:** The synth\_design can be multi-threaded to speed the process. Refer to the set\_param command for more information on setting the general.maxThreads parameter.

In Project Mode, synthesis should be launched from an existing synthesis run created with the create\_run command. The run is launched using the launch\_runs command, and this in turn calls synth design for Vivado synthesis.

You can also use the <code>synth\_design</code> command to elaborate RTL source files, and open an elaborated design:

```
synth design -rtl -name rtl 1
```

This command returns a transcript of the synthesis process, or returns an error if it fails.



### **Arguments**

-name <arg> - (Optional) This is the name assigned to the synthesized design when it is opened by the Vivado tool after synthesis has completed. This name is for reference purposes, and has nothing to do with the top-level of the design or any logic contained within.

-part <arg> - (Optional) The target Xilinx device to use for the design. If the part is not specified the default part assigned to the project will be used.

-constrset <arg> - (Optional) The name of the XDC constraints to use when synthesizing the design. Vivado synthesis requires the use of XDC, and does not support UCF. The -constrset argument must refer to a constraint fileset that exists. It cannot be used to create a new fileset. Use the create fileset command for that purpose.

-top <arg> - (Optional) The top module of the design hierarchy.



**IMPORTANT:** If you use the find\_top command to define the -top option, be sure to specify only one top if find\_top returns multiple prospects. See the examples below.

-include\_dirs <args> - (Optional) The directories to search for Verilog `include files. You can specify multiple directories by creating a list to contain them:

-include dirs {C:/data/include1 C:/data/include2}

-generic name=<value> - (Optional) The value of a VHDL generic entity, or of a Verilog parameter. The -generic option can be used to override the assigned values of parameters in the RTL design sources. However it can only override parameters at the top level of the design. The parameters of lower-level modules can only be overridden at the time of instantiation and not by the -generic option. The syntax for the -generic argument is name=<value>, specifying the name of the generic or parameter, and the value to be assigned. Repeat the -generic option multiple times in the synth\_design command for each generic or parameter value to be defined:

synth design -generic width=32 -generic depth=512 ...



**IMPORTANT:** When specifying binary values for boolean or std\_logic VHDL generic types, you must specify the value using the Verilog bit format, rather than standard VHDL format:

0 = 1'b0 01010000 = 8'b01010000

-verilog\_define name<=text> - (Optional) Set values for Verilog `define, and `ifdef, statements. The syntax for the -verilog\_define argument is name<=text>, specifying the name of the define directive, and the value to be assigned. The argument can be reused multiple times in a single synth design command.

synth design -verilog define name=value -verilog define name=value ...



-flatten hierarchy <arg> - (Optional) Flatten the hierarchy of the design during LUT mapping. The valid values are:

- rebuilt This will attempt to rebuild the original hierarchy of the RTL design after synthesis has completed. This is the default setting.
- full Flatten the hierarchy of the design.
- none Do not flatten the hierarchy of the design. This will preserve the hierarchy of the design, but will also limit the design optimization that can be performed by the synthesis tool.

-gated\_clock\_conversion <arg> - (Optional) Convert clock gating logic to utilize the flop enable pins when available. This optimization can eliminate logic and simplify the netlist. Refer to the GATED\_CLOCK property in the *Vivado Design Suite User Guide: Synthesis (UG901)* for more information. Valid values for this option are:

- Off Disables the conversion of clock gating logic during synthesis, regardless of the use of the GATED\_CLOCK property in the RTL design.
- on Converts clock gating logic based on the use of the GATED\_CLOCK property in the RTL design.
- auto lets Vivado synthesis perform gated clock conversion if either the GATED\_CLOCK property is present in the RTL, or if the Vivado tool detects a gate with a valid clock constraint.

-directive <arg> - (Optional) Direct synthesis to achieve specific design objectives.
Only one directive can be specified for a single synth\_design command, and values are
case-sensitive. Valid values are:

- default Run the default synthesis process.
- runtimeoptimized Perform fewer timing optimizations and eliminate some RTL optimizations to reduce synthesis run time.
- AreaOptimized\_high Perform general area optimizations including AreaMapLargeShiftRegToBRAM, AreaThresholdUseDSP directives.
- AreaOptimized\_medium Perform general area optimizations including forcing ternary adder implementation, applying new thresholds for use of carry chain in comparators, and implementing area optimized multiplexers.
- AlternateRoutability Algorithms to improve routability with reduced use of MUXFs and CARRYs.
- AreaMapLargeShiftRegToBRAM Detects large shift registers and implements them using dedicated blocks of RAM.
- AreaMultThresholdDSP Lower threshold for dedicated DSP block inference for packing multipliers.
- FewerCarryChains Higher operand size threshold to use LUTs instead of the carry chain.
- -rtl (Optional) Elaborate the HDL source files and open the RTL design. In designs that use out-of-context (OOC) modules, such as IP from the Xilinx IP catalog, the Vivado Design Suite will import synthesized design checkpoints (DCP) for the OOC modules in the design, and import associated constraint files (XDC) into the elaborated design. However, you can disable the default behavior using the -rtl\_skip\_ip and -rtl\_skip\_constraints options.

1478



-rtl\_skip\_ip - (Optional) This option requires the use of the -rtl option. When elaborating the RTL design, this option causes the Vivado Design Suite to skip loading the DCP files for OOC modules in the design, and instead load a stub file to treat the OOC modules as black boxes. This can significantly speed elaboration of the design.



**TIP:** An OOC synthesis run will be needed in either case to generate the DCP file that is loaded during elaboration, or to generate the stub file needed for the black box.

-rtl\_skip\_constraints - (Optional) This option requires the use of the -rtl option. When elaborating the RTL design, this option causes the Vivado Design Suite to skip loading any design constraints (XDC) into the elaborated design. This can significantly speed elaboration of the design.

-bufg <arg> - (Optional) Specify the maximum number of global clock buffers to be used on clock nets during synthesis. Specified as a value >= 1, which should not exceed the BUFG count on the target device. The default value is 12.



**TIP:** Vivado synthesis infers up to the number of BUFGs specified, including those instantiated in the RTL source. For example, with the default setting of -bufg 12, if there are three BUFGs instantiated in the RTL, the tool infers up to nine more for a total of 12.

-no 1c - (Optional) Disable the default LUT combining feature of Vivado synthesis.

-fanout\_limit <arg> - (Optional) Specify a target limit for the maximum net fanout applied during synthesis. The default value is 10,000. This option is applied by Vivado synthesis when the number of loads exceeds an internal limit, and is only a guideline for the tool, not a strict requirement. When strict fanout control is required for specific signals, use the MAX\_FANOUT property instead.



**IMPORTANT:** -fanout\_limit does not affect control signals (such as set, reset, clock enable). Use the MAX\_FANOUT property to replicate these signals as needed.

-shreg\_min\_size <arg> - (Optional) Specified as an integer, this is the minimum length for a chain of registers to be mapped onto SRL. The default is three.

-mode [ default | out\_of\_context ] - (Optional) Out of Context mode specifies the synthesis of an IP module, or block module, for use in an out-of-context design flow. This mode turns off I/O buffer insertion for the module, and marks the module as OOC, to facilitate its use in the tool flow. The block can also be implemented for analysis purposes. Refer to the *Vivado Design Suite User Guide: Designing with IP (UG896)* or the *Vivado Design Suite User Guide: Hierarchical Design (UG905)* for more information.

-fsm\_extraction <arg> - (Optional) Finite state machine (FSM) encoding is automatic (auto) in Vivado synthesis by default. This option enables state machine identification and specifies the type of encoding that should be applied. Valid values are: off, one\_hot, sequential, johnson, gray, auto. Automatic encoding (auto) allows the tool to choose the best encoding for each state machine identified. In this case, the tool may use different encoding styles for different FSMs in the same design.

**NOTE:** Use <code>-fsm\_extraction</code> off to disable finite state machine extraction in Vivado synthesis. This will override the FSM\_ENCODING property when specified.

-keep\_equivalent\_registers - (Optional) Works like the KEEP property to prevent the merging of registers during optimization.



-resource\_sharing <arg> - (Optional) Share arithmetic operators like adders or subtractors between different signals, rather than creating new operators. This can result in better area utilization when it is turned on. Valid values are: auto, on, off. The default is auto.

-cascade\_dsp [ auto | tree | force ] - (Optional) Specifies how to implement adders that add DSP block outputs. Valid values include auto, tree, force. The default setting is auto.

-control\_set\_opt\_threshold <arg> - (Optional) Threshold for synchronous control set optimization to decrease the number of control sets. Specifies how large the fanout of a control set should be before it starts using it as a control set. For example, if -control\_set\_opt\_threshold is set to 10, a synchronous reset that only fans out to 5 registers would be moved to the D input logic, rather than using the reset line of a register. However, if -control\_set\_opt\_threshold is set to 4, then the reset line is used. This option can be specified as "auto", or as an integer from 0 to 16. The default setting is "auto", and the actual threshold used under "auto" can vary depending on the selected device architecture.

-max\_bram <arg> - (Optional) Specify the maximum number of Block RAM to add to the design during synthesis. Specify a value >= 1, which should not exceed the available BRAM count on the target device. If a value of -1 is used, the Vivado synthesis tool will not exceed the available Block RAM limit of the device. The default value is -1.

**NOTE:** A value of 0 directs Vivado synthesis to not infer BRAMs in the design, but is not a recommended value.

-max\_uram <arg> - (Optional) Specify the maximum number of Ultra RAM blocks (URAM) to add to the design during synthesis. Specify a value >= 1, which should not exceed the available URAM count on the target device. If a value of -1 is used, the Vivado synthesis tool will not exceed the available URAM block limit of the device. The default value is -1.

**NOTE:** A value of 0 directs Vivado synthesis to not infer URAM in the design, but is not a recommended value.

-max\_dsp <arg> - (Optional) Specify the maximum number of DSPs to add to the design during synthesis. Specify a value >= 1, which should not exceed the available DSP count on the target device. If a value of -1 is used, the Vivado synthesis tool will not exceed the available limit of the device. The default value is -1.

**NOTE:** A value of 0 directs Vivado synthesis to not infer DSPs in the design, but is not a recommended value.

-max\_bram\_cascade\_height <arg> - (Optional) Controls the maximum number of BRAM that can be cascaded by the tool. A value of -1 lets Vivado synthesis choose up to the maximum number allowed for the target part. The default value is -1.

-max\_uram\_cascade\_height <arg> - (Optional) Controls the maximum number of URAM
that can be cascaded by the tool. A value of -1 lets Vivado synthesis choose up to the
maximum number allowed for the target part. The default value is -1.

-retiming - (Optional) Seeks to improve circuit performance for intra-clock sequential paths by automatically moving registers (register balancing) across combinatorial gates or LUTs. It maintains the original behavior and latency of the circuit and does not require changes to the RTL sources.

-no\_srlextract - (Optional) Prevents the extraction of shift registers so that they get implemented as simple registers.

-assert - (Optional) Enable VHDL assert statements to be evaluated. A severity level of failure will stop the synthesis flow and produce an error.



-no\_timing\_driven - (Optional) Disables the default timing driven synthesis algorithm. This results in a reduced synthesis runtime, but ignores the effect of timing on synthesis.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example uses the set\_property command to define the target part for the active project, then elaborates the source files and opens an RTL design:

```
set_property part xc7vx485tffg1158-1 [current_project]
synth_design -rtl -name rtl_1
```

**NOTE:** The default source set, constraint set, and part will be used in this example.

The following example uses the find\_top command to define the top of the current design for synthesis:

```
synth design -top [lindex [find top] 0]
```

**NOTE:** Since find\_top returns multiple possible candidates, choosing index 0 chooses the best top candidate for synthesis.

The following example runs synthesis on the current design, defining the top module and the target part, and specifying no flattening of the hierarchy. The results of the synthesis run are then opened in a netlist design:

```
\verb|synth_design -top top -part xc7k70tfbg676-2 -flatten_hierarchy none open run synth 1 -name netlist 1|
```

- create\_ip\_run
- create\_run
- current\_design
- current\_project
- find\_top
- open\_run
- opt\_design
- set\_property



# synth\_ip

Generate a synthesis netlist for an IP.

### **Syntax**

synth ip [-force] [-quiet] [-verbose] <objects>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-force]	Force regeneration of the netlist.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	All the objects for which a netlist needs to be generated for.

### **Categories**

Project, IPFlow

# Description

This command is used in the non-project flow to create a synthesized design checkpoint file (DCP) to support the out-of-context (OOC) IP flow, or to synthesize and implement an IP module in the OOC hierarchical design flow. IP objects are specified by the <code>get\_ips</code> command, or for the specified IP core file (XCI) as specified by the <code>get\_files</code> command.



**IMPORTANT:** To enable this functionality, the IP core must be marked for OOC generation by setting the GENERATE\_SYNTH\_CHECKPOINT property to true (or 1) using the set\_property command on the XCI file.

For project-based designs you would use the <code>create\_ip\_run</code> and <code>launch\_runs</code> commands. Refer to the *Vivado Design Suite User Guide: Design Flows Overview* (UG892) for more information on Project and Non-Project Modes in Vivado.

The synth\_ip command will automatically generate any required target files prior to synthesizing the IP core. The source files required to synthesize the IP are copied into the IP run directory. Upon completion, any newly generated OOC target files (dcp, stub files, funcsim netlists...) are registered with the associated IP core.



## **Arguments**

-force - (Optional) Force re-synthesis of the specified IP objects, even if the generated output products for the specified IP are all current.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Required) One or more IP objects to synthesize. The objects can be specified as
IP cores by the get ips command, or as XCI files using the get files command.

## **Examples**

The following example synthesizes the specified IP object, regenerating the netlist if the synthesized core is up-to-date:

synth\_ip [get\_ips char\_fifo] -force

- create\_ip\_run
- get files
- get\_ips
- launch runs
- synth design
- read\_checkpoint



# tie\_unused\_pins

Tie off unused cell pins.

### **Syntax**

tie unused pins [-of objects <args>] [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
[-of_objects]	tie unused pins of specified cell(s)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

**Netlist** 

# **Description**

Tie up or down the unconnected pins of cells in the open synthesized or implemented design. The command uses an internal process to identify whether a pin should be tied up or down.

This command is intended to tie up or down the unconnected pins of cells added to the netlist with the create\_cell command.

### **Arguments**

-of\_objects <args> - (Optional) Tie up or down the unused pins of the specified cell objects.

**NOTE:** The -of\_objects option requires objects to be specified using the get\_\* commands, such as get\_cells or get\_pins, rather than specifying objects by name. In addition, -of\_objects cannot be used with a search pattern.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

# **Example**

The following example ties the unused pins of cells up or down, depending on their usage:

tie\_unused\_pins -of\_objects [get\_cells cpuEngine]

- create\_cell
- create\_pin
- get\_cells
- get\_pins



# undo

Un-do previous command.

### **Syntax**

undo [-list] [-quiet] [-verbose]

#### Returns

With -list, the list of undoable tasks

### **Usage**

Name	Description
[-list]	Show a list of undoable tasks
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

**GUIControl** 

### **Description**



**IMPORTANT:** The UNDO and REDO commands are intended for use in the Vivado IDE, and are not recommended for use in Tcl scripts to restore designs to a former state. To restore a design to a specific condition, you must write a design checkpoint using the write\_checkpoint command, to be restored using read checkpoint.

Undo a prior command. This command can be used repeatedly to undo a series of commands.

If a group of commands has been created using the startgroup and endgroup commands, this command will undo that group as a sequence. The undo command will start at the endgroup command and continue to undo until it hits the startgroup command.

If you undo a command, and then change your mind, you can redo the command.

## **Arguments**

-list - (Optional) Reports the list of commands that can be undone. As you execute the undo command, the tool will step backward through this list of commands.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

#### **Examples**

The following example returns a list of commands that you can undo:

undo -list

- redo
- startgroup
- endgroup



# ungroup\_bd\_cells

Move the group of cells inside a hierarchy cell to its parent cell, and then remove the hierarchical cell. The connections between these cells are maintained; the connections between these cells and other cells are maintained through crossing hierarchy cell.

### **Syntax**

ungroup\_bd\_cells [-prefix <arg>] [-quiet] [-verbose] [<cells>...]

#### **Returns**

0 if success

### **Usage**

Name	Description
[-prefix]	Prefix name to add to cells
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <cells>]</cells>	Match engine names against cell names Default: *

## **Categories**

**IPIntegrator** 

# **Description**

This command is intended to undo the grouping of IP Integrator cells into a hierarchical module, by either the <code>group\_bd\_cells</code> or the <code>move\_bd\_cells</code> commands. The command moves the cells inside a selected hierarchical module up one level to the parent cell, and then removes the hierarchical module.

The connections between the selected cells are maintained. The connections between these cells and other cells are maintained automatically by removing unneeded subsystem ports and pins.

This command returns 0 if successful, or an error message if it fails.

# **Arguments**

-prefix <arg> - (Optional) A prefix name to apply to any cells that are moved up one level in the hierarchy.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<cells> - (Required) A hierarchical module defined by the group\_bd\_cells or
move\_bd\_cells commands. Only one hierarchical module can be specified for the command
at one time.

## **Example**

The following example:

ungroup bd cells -prefix up2 [get bd cells myMod2]

- get\_bd\_cells
- group\_bd\_cells
- move\_bd\_cells



# unhighlight\_objects

Unhighlight objects that are currently highlighted.

### **Syntax**

unhighlight\_objects [-color\_index <arg>] [-rgb <args>] [-color <arg>]
[-quiet] [-verbose] [<objects>]

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-color_index]	Color index
[-rgb]	RGB color index list
[-color]	Valid values are red green blue magenta yellow cyan and orange
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	Objects to unhighlight

# **Categories**

**GUIControl** 

## Description

This command is for use in GUI mode. This command unhighlights the specified object or objects that were previously highlighted by the highlight objects command.

This command supports the color options as specified below. These options can be used to unhighlight all objects currently highlighted in the specified color. See the example below.

# **Arguments**

-color\_index arg - (Optional) Valid value is an integer from 1 to 20. Specify the color index to unhighlight. The color index is defined by the Highlight category of the **Tools > Options > Themes** command. Refer to the *Vivado Design Suite User Guide: Using the IDE (UG893)* for more information on setting themes.

-rgb args - (Optional) Specify the color to unhighlight in the form of an RGB code specified as {R G B}. For instance, {255 255 0} specifies the color yellow.



-color arg - (Optional) Specify the color to unhighlight. Supported highlight colors are red, green, blue, magenta, yellow, cyan, and orange.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Optional) Specifies one or more objects to be unhighlighted. If no objects are specified, all highlighted objects of the specified color will be unhighlighted. If no color is specified, all highlighted objects will be unhighlighted.

## **Examples**

The following example unhighlights the selected objects:

unhighlight\_objects [get\_selected\_objects]

The following example unhighlights all objects currently highlighted in the color yellow:

unhighlight\_objects -color yellow

- get\_selected\_objects
- highlight\_objects



# unmark\_objects

Unmark items that are currently marked.

### **Syntax**

unmark\_objects [-rgb <args>] [-color <arg>] [-quiet] [-verbose]
[<objects>]

#### **Returns**

Nothing

### **Usage**

Name	Description
[-rgb]	RGB color index list
[-color]	Valid values are red green blue magenta yellow cyan and orange
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	Objects to unmark

# **Categories**

**GUIControl** 

## **Description**

Unmarks the specified object or objects that were previously marked by the mark\_objects command. This command is for use in GUI mode.

This command supports the color options as specified below. However, these options are not necessary to unmark a specific object, but can be used to unmark all objects currently marked in the specified color. See the example below.

# **Arguments**

-rgb <args> - (Optional) The color to unmark in the form of an RGB code specified as {R G B}. For instance, {255 255 0} specifies the color yellow.

-color <arg> - (Optional) The color to unmark. Supported highlight colors are red, green, blue, magenta, yellow, cyan, and orange.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<objects> - (Optional) One or more objects to be unmarked. If no objects are specified, all marked objects of the specified color will be unmarked. If no color is specified, all marked objects will be unmarked.

### **Examples**

The following example unmarks the selected objects:

unmark objects [get selected objects]

The following example unmarks all objects currently marked in the color yellow:

unmark objects -color yellow

- get\_selected\_objects
- mark\_objects



# unplace\_cell

Unplace one or more instances. .

### **Syntax**

unplace\_cell [-quiet] [-verbose] <cell\_list>...

#### Returns

Nothing

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<cell_list></cell_list>	a list of cells to be unplaced

# **Categories**

Floorplan

# **Description**

Unplace the specified cells from their current placement site.

# **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<cell list> - (Required) Specifies a list of one or more cells to be unplaced from the device.



# **Examples**

The following example unplaces the specified cell:

 $unplace\_cell~\{fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer\_fifo/i\_4773\_12897\}$ 

The following example unplaces multiple cells:

unplace\_cell {div\_cntr\_reg\_inferredi\_4810\_15889 div\_cntr\_reg[0] div\_cntr\_reg[1]}

- create\_cell
- place\_cell
- remove\_cell



# unregister\_proc

Unregister a previously registered Tcl proc.

### **Syntax**

unregister\_proc [-quiet] [-verbose] <tasknm>

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<tasknm></tasknm>	Name of Tcl task to unregister. The task must be wrapping a proc.

## **Categories**

Tools

# **Description**

Unregister the Tcl command, or <tasknm>, from the Vivado Design Suite Tcl interpretor.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<tasknm> - (Required) Name of Tcl task to unregister. The task must be wrapping a registered
Tcl procedure.



# **Example**

The following example unregisters the findCmd Tcl task:

unregister\_proc findCmd

#### See Also

register\_proc



# unselect\_objects

Unselect items that are currently selected.

#### **Syntax**

unselect objects [-quiet] [-verbose] [<objects>]

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	Objects to unselect

### **Categories**

**GUIControl** 

# **Description**

Unselects the specified object or objects that were previously selected by the select\_objects command.

This command will unselect both primary and secondary selected objects. The selection of secondary objects is controlled through the use of Selection Rules defined in the Tools > Options command. Refer to the *Vivado Design Suite User Guide*: *Using the IDE (UG893)* for more information on Setting Selection Rules.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<objects> - (Optional) One or more objects to be unselected. If no objects are specified, all selected objects will be unselected.

## **Examples**

The following example unselects the specified site on the device:

unselect\_objects [get\_sites SLICE\_X56Y214]

The following example unselects all currently selected objects:

unselect\_objects

- get\_selected\_objects
- select\_objects



# update\_clock\_routing

Update clock routing on global clocks if they are modified after placement.

### **Syntax**

update\_clock\_routing [-quiet] [-verbose]

#### Returns

Nothing

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

### **Categories**

Tools, Tcl

# Description

The update\_clock\_routing command is an advanced command used for manually updating the routing structures of all global clocks in designs targeting the UltraScale architecture. The command operates on all global clocks in a design, not individual clocks.

Due to a more flexible clocking architecture, UltraScale and UltraScale+ designs require a two-step process for routing global clocks. First the Vivado placer assigns the routing resources required to route the global clocks from the clock source to the destination clock regions (CLOCK\_ROOT or USER\_CLOCK\_ROOT). Next the Vivado router fills in the routing gaps on the clock nets. In between these two steps the resulting structures are called gap trees: each global clock net has its base routing resources assigned but with large routing gaps where no routing resources have been assigned.

After gap trees are constructed, the router optimally routes the remaining clock network to all leaf-level primitives to fill in the routing gaps. During an implementation run the global clock routing is handled automatically. However in cases where the clock tree has been changed after implementation, by modifying the USER\_CLOCK\_ROOT property on a clock net for instance, the Vivado tool may need the update\_clock\_routing command to properly rebuild the gap trees and fill in the routing gaps.

Examples of this include:

- Moving the clock root of a global clock.
- Adding or moving loads of a global clock into a clock region not yet occupied by the global clock, then running timing analysis on the updated design.



It is highly recommended to run update\_clock\_routing after any placement or routing modifications and before any timing or design analysis.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

The following example updates the USER\_CLOCK\_ROOT property on the specified clock nets, unroutes the nets, and then updates the clock routing:

```
set_property USER_CLOCK_ROOT X1Y0 [get_nets {clk1 clk2}]
route_design -unroute -nets [get_nets {clk1 clk2}]
update clock routing
```



**IMPORTANT:** The unroute command is needed to clean out existing clock routing on the clock nets before updating the clock routing.

- route\_design
- set\_property



# update\_compile\_order

Updates a fileset compile order and possibly top based on a design graph.

### **Syntax**

update compile order [-force gui] [-fileset <arg>] [-quiet] [-verbose]

#### Returns

Nothing

### **Usage**

Name	Description
[-force_gui]	Execute this command, even when run interactively in the GUI.
[-fileset]	Fileset to update based on a design graph
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

**Project** 

# **Description**

Update the compile order of the design sources in the current project, or in the specified fileset.

# **Arguments**

- -force gui Update the compile order in GUI mode of the Vivado IDE.
- -fileset <arg> Update the compile order of the specified fileset.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



# **Examples**

The following example updates the compile order of the source files in the simulation fileset:

update\_compile\_order -fileset sim\_1

- add\_files
- import\_files



# update\_design

Update the netlist of the current design.

### **Syntax**

update\_design -cells <args> [-strict] [-from\_file <arg>] [-from\_design
<arg>] [-from\_cell <arg>] [-black\_box] [-buffer\_ports] [-quiet]
[-verbose]

#### **Returns**

Nothing

### **Usage**

Name	Description
-cells	List of cells to update with a new sub-netlist.
[-strict]	Require exact ports match for replacing cell (otherwise extra ports are allowed).
[-from_file]	Name of the file containing the new sub-netlist.
[-from_design]	Name of the an open netlist design containing the new sub-netlist.
[-from_cell]	Name of cell in the from_design which defines the new sub-netlist.
[-black_box]	Update the cell to a black_box.
[-buffer_ports]	buffer all the ports of black box
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

Project

## **Description**

This command updates the in-memory design, replacing the current netlist in the specified cells with a netlist from a specified file, from another open design, from a specified cell of a design, or converts the cells to a black box cell.

The update\_design command can update a single instance, or a list of instances, or can update all instances of a master cell.



Only the in-memory view of the design is changed by the new netlist. You must save the design using the write\_checkpoint command, or any updates will be lost when you close the project or exit the tool.

#### **Arguments**

-cells <args> - (Required) Defines a list of hierarchical leaf-cell names, or cell objects, to update with the specified netlist. To update all instances of a cell, use the get\_cells command with the -filter argument to specify the master cell:

```
get cells -hier -filter {ref name==aMasterCellName} <cell name>
```

-strict - (Optional) Require the new netlist to have exactly the same ports as cells it is imported into. The tool will perform some checking on the new netlist to insure that the specified netlist has all the ports required for the specified cells. However, additional ports are also permitted, unless the -strict option is used.

-from\_file - (Optional) Name of a file containing the new netlist. The netlist can be in the form of a structured Verilog netlist (.v) or an EDIF netlist (.edf) file.

**NOTE:** -from file and -from design are mutually exclusive.

-from\_design - (Optional) Allows you to import the netlist from another open design in the current project. The design must be opened in the current tool invocation, and not a separate process.

-from\_cell - (Optional) Name of a cell in the design specified with -from\_design. The netlist from the specified cell will be used to update the cells in the current design. By default the tool will use the top-level cell of the design specified in -from design.

**NOTE:** This option can only be used with -from design.

-black box - (Optional) Change the specified cells into black box cells.

-buffer ports - (Optional) Insert buffers for all the ports of a black box cell.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

# **Examples**

This example replaces a black box cell with the netlist from the specified file:

```
update design -from file C:/Data/cell contents.v -cells black box cell
```

The following example updates the netlist in the arnd4 cell with the specified Verilog netlist:

update\_design -cells arnd4 -from\_file C:/Data/round\_4.v



The following example updates the arnd4 cell in the current design with the netlist from the same cell in the specified design:

update\_design -cells arnd4 -from\_design netlist\_2 -from\_cell arnd4

- get\_cells
- write\_checkpoint



# update\_files

Update file(s) in the project based on the file(s) or directory(ies) specified.

# **Syntax**

```
update_files [-from_files <args>] [-norecurse] [-to_files <args>]
[-filesets <args>] [-force] [-report only] [-quiet] [-verbose]
```

#### Returns

List of the files updated

#### **Usage**

Name	Description
[-from_files]	New files and directories to use for updating
[-norecurse]	Recursively search in specified directories
[-to_files]	Existing project files and directories to limit updates to
[-filesets]	Fileset name
[-force]	Overwrite imported files in the project, even if read-only, if possible
[-report_only]	Do no actual file updates, but report on updates that otherwise would have been made
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Project** 

# Description

Updates the specified files with the contents of specified remote files. Use this command to update a local file with the contents of its original remote file, or replace it with the contents of a different remote file.

This command returns a list of updated files, or returns an error if it fails.

### **Arguments**

-from\_files <args> - (Optional) An ordered list of files or directories to use when updating the -to files to be updated.

-norecurse - (Optional) Disable recursive searching through specified sub-directories.



- -to\_files <args> (Optional) The path and filename of the file or files to update with the specified -from files.
- -filesets <args> (Optional) Overwrite the files in the specified fileset with the
  -from files.
- -force (Optional) Force the overwrite of specified files, even if they are write restricted.
- -report\_only (Optional) Run the command a generate a report related to updated files, but do no actually update the files.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example updates the various project source IP core files with the specified -from\_files, reporting the results without making any updates:

```
update_files -from_files C:/Data/IP/*.xci \
   -to file [get files *.xci} -report only
```

**NOTE:** No warnings will be issued for newer local files that will be overwritten.

#### See Also

reimport\_files



# update\_ip\_catalog

Update the IP Catalog. Before executing this command optionally use the following to set repository paths: set\_property ip\_repo\_paths < repo\_path\_list > [current\_fileset]'.

## **Syntax**

```
update_ip_catalog [-rebuild] [-add_ip <arg>] [-delete_ip <arg>]
[-delete_mult_ip <args>] [-disable_ip <arg>] [-enable_ip <arg>]
[-add_interface <arg>] [-create_index] [-repo_path <arg>]
[-update_module_ref] [-quiet] [-verbose]
```

#### Returns

True for success

#### **Usage**

Name	Description
[-rebuild]	Trigger a rebuild of the specified repository's index file or rebuild all repositories if none specified
[-add_ip]	Add the specified IP into the specified repository Values: Either a path to the IP's component.xml or to a zip file containing the IP
[-delete_ip]	Remove the specified IP from the specified repository Values: Either a path to the IP's component.xml or its VLNV
[-delete_mult_ip]	Remove the specified IPs from the specified repository Values: A list of IPs; either paths to the component.xml files or their VLNVs
[-disable_ip]	Disable the specified IP from the specified repository Values: Either a path to the IP's component.xml or its VLNV
[-enable_ip]	Enable the specified disabled IP from the specified repository Values: Either a path to the IP's component.xml or its VLNV
[-add_interface]	Add the specified interface into the specified repository Values: A path to the interface's xml file
[-create_index]	Cache the specified repository's data on disk, to improve load time.
[-repo_path]	Used in conjunction with rebuild, add_ip, delete_ip, delete_mult_ip, disable_ip or create_index to specify the path of the repository on which to operate
[-update_module_ref]	Update module reference from their source (e.g. HDL file)
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



### **Categories**

**IPFlow** 

### **Description**

Update the IP Catalog associated with the current design.

The Xilinx® IP catalog, or repository, is located in the installation hierarchy of the Vivado Design Suite software release being used. You can also add custom IP to the repository by using the set\_property command to set the IP\_REPO\_PATHS property on the source fileset to point to the locations of custom IP, as shown in the example below.

The update\_ip\_catalog command lets you add, delete, disable, or enable individual IP cores in the catalog. When referring to individual cores, you can reference them by the path to the component.xml file, or by referencing the VLNV property of the IP.



**TIP:** The VLNV property refers to the Vendor:Library:Name:Version string which uniquely identifies the IP in the catalog.

This command returns a transcript of its process if successful, or returns an error if it fails.

### **Arguments**

- -rebuild (Optional) Rebuild the complete IP Catalog index, or just rebuild the index for the IP repository specified by the -repo path.
- -add\_ip <arg> (Optional) Add an individual IP core to the specified IP repository. This argument requires the -repo\_path argument to also be specified. The IP is specified as a path to the component.xml of the IP, or the path to a zip file containing the IP.
- -delete\_ip <arg> (Optional) Remove an IP core from the specified IP repository. This
  argument requires the -repo\_path argument to also be specified. The IP is specified as a
  path to the component.xml of the IP, or as the VLNV property of the IP.
- -delete\_mult\_ip <arg> (Optional) Remove the specified IP cores from the IP repository. This argument requires the -repo\_path argument to also be specified. The IPs are specified either as paths to the component.xml files, or as the VLNV properties of the IP.
- -disable\_ip <arg> (Optional) Disable an IP core from the specified IP repository. This
  argument requires the -repo\_path argument to also be specified. The IP is specified as a
  path to the component.xml of the IP, or as the VLNV property of the IP.
- -enable\_ip <arg> (Optional) Enable a previously disabled IP core from the specified repository. This argument requires the -repo\_path argument to also be specified. The IP is specified as a path to the component.xml of the IP, or as the VLNV property of the IP.
- -add\_interface <arg> (Optional) Specify the path to the XML file of a user-defined AXI
  interface to add to the IP repository.
- -create\_index (Optional) Cache the specified repository's data on disk, to improve load time. This argument requires the -repo path argument to also be specified.



-repo\_path <arg> - (Optional) Used in conjunction with -rebuild, -add\_ip, -delete\_ip,
-delete\_mult\_ip or -create\_index to specify the directory name of an IP repository
to operate on.



**IMPORTANT:** The IP repository must have been previously added to the current source fileset using the set property command to set the IP\_REPO\_PATH. See the example below.

-update\_module\_ref - (Optional) Refresh the block design cell or cells that reference module definitions from RTL source files by rereading a module definition from the source file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example sets the IP\_REPO\_PATHS property of the current Source fileset, to add an IP repository, then rebuilds the IP catalog index for the whole IP catalog:

```
set_property IP_REPO_PATHS C:/Data/IP_LIB [current_fileset]
update ip catalog -rebuild
```

This example disables the IP specified by its VLNV property from the specified IP repository:

```
update_ip_catalog -disable_ip {myCo.com:ip:custom_decoder:1.0} \
    -repo path C:/Data/ip
```

This example disables the IP specified by the path to the component.xml file, from the IP repository:

update\_ip\_catalog -disable\_ip C:/Data/ip/custom\_encoder\_1/component.xml \
-repo\_path C:/Xilinx/Vivado/data/ip

- create\_ip
- import\_ip
- generate\_target
- update\_module\_reference
- validate\_ip



# update\_macro

Update a macro.

### **Syntax**

update macro [-absolute grid] [-quiet] [-verbose] <macro> <rlocs>

#### Returns

Nothing

#### **Usage**

Name	Description
[-absolute_grid]	Use absolute grid for relative locations
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<macro></macro>	Macro to update
<rlocs></rlocs>	a list interleaved instances and site names

# **Categories**

**XDC** 

## **Description**

Populate a previously created macro with leaf cells and relative placements.

A macro is made up of primitive, or leaf-level logic cells, and their associated connections, positioned in a placement grid. The specified relative locations, or can be based on a relative grid, or on an absolute grid, called an RPM\_GRID. Refer to the Vivado Design Suite User Guide: Implementation (UG904) for more information on absolute and relative placement grids

A cell can only belong to a one macro. If you attempt to assign a leaf-level cell to multiple macros, the Vivado tool will return an error. If you attempt to assign a non-primitive cell to a macro, the tool will return an error.

To change the contents of an existing macro, you must delete the macro with delete\_macro, recreate it with create\_macro, and update it with new contents. You cannot simply overwrite or modify an existing macro.

### **Arguments**

-absolute\_grid - (Optional) Use -absolute\_grid to indicate that the <rlocs> are specified in the absolute RPM\_GRID.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<macro> - (Required) Specify the name of the macro to update.

<rlocs> - (Required) Specify the leaf-cells to include in the macro, and their relative
locations (RLOCs). When -absolute\_grid is specified, the location is based on actual device
coordinates instead of relative locations. The cells and RLOCs are specified as name-value pairs,
with multiple leaf-cells and RLOCs assigned to a single macro as follows:

```
{cell0 XmYn cell1 XmYn ... cellN XmYn}
```

#### Where:

- m = An integer representing the relative or absolute X coordinate of the preceding cell.
- n = An integer representing the relative or absolute Y coordinate of the preceding cell.
- Cell coordinates are relative to each other, unless the <code>-absolute\_grid</code> option has been specified.
- The relative coordinates are based on a theoretical array of Slices, located relative to each other.
- The absolute coordinates are determined by the RPM\_X and RPM\_Y properties from actual Slices of the target device. These can be determined by the report\_property command for selected sites.

## **Examples**

The following example creates a macro named usbMacro0, sets the current instance to the usbEngine0/u0 module, assigns three cells to the macro, with a relative placement for each cell to have two of them placed inside the same Slice, and the third placed in a vertically adjacent Slice:

```
create_macro usbMacro0
current_instance usbEngine0/u0
update_macro usbMacro0 {rx_active_reg X0Y0 \
    rx err reg X0Y0 rx valid reg X0Y1}
```



The following example creates a macro named usbMacro1, assigns three cells to the macro using the hierarchical path to the leaf-cell, with absolute coordinates specified for the cells in the macro:

```
create_macro usbMacro1
set Site1 [get_sites SLICE_X8Y77]
set Site2 [get_sites SLICE_X9Y77]
set Site3 [get_sites SLICE_X8Y78]
set RPM1 X[get_property RPM_X $Site1]Y[get_property RPM_Y $Site1]
set RPM2 X[get_property RPM_X $Site2]Y[get_property RPM_Y $Site2]
set RPM3 X[get_property RPM_X $Site3]Y[get_property RPM_Y $Site3]
update_macro usbMacro1 -absolute_grid "usbEngine1/u0/rx_active_reg $RPM1 \
usbEngine1/u0/rx err reg $RPM2 usbEngine1/u0/rx valid reg $RPM3"
```

**NOTE:** In the prior example, notice the use of Tcl variables to capture the Sites of interest, and extract the RPM\_X and RPM\_Y properties of those sites for use in the update\_macro command. Also notice the use of quotes ("") instead of curly braces ({}) in the update\_macro command. This is to allow the Tcl shell to perform variable substitution of the command. Refer to the *Vivado Design Suite User Guide: Using Tcl Scripting (UG894)* for more information on variables and variable substitution.

This command reports the properties on the usbMacro1 macro to see the absolute grid coordinates assigned to the cells in the macro:

```
report_property -all [get_macros usbMacro1]
```

- create macro
- delete macros
- get\_macros
- get\_property
- get\_sites
- place\_design
- report\_property



# update\_module\_reference

Refresh module reference definition and instance(s).

### **Syntax**

update module reference [-quiet] [-verbose] [<ips>...]

#### Returns

A return code indicating success or failure

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <ips>]</ips>	module reference to be upgraded Values: IP instance name(s) within the design

## **Categories**

**IPFlow** 

# **Description**

Refresh the block design cell or cells that reference module definitions from RTL source files by rereading the module definition from the source file.

**NOTE:** This command does not cause the Vivado tool to reread the source file. If changes have been made to the source file it must be separately updated.

This command returns a transcript of the update process as well as any warnings related to design changes, or returns nothing if the command fails.

## **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<ips> - (Optional) Specifies the module references in the current design to upgrade. Modules
can be specified by name, or returned by the get ips command.

# **Examples**

The following example updates the specified module references in the current design:

update\_module\_reference {rtlRam\_0 uart\_0}

- create\_bd\_cell
- create\_bd\_design



# update\_smartcable

Update the smartcable image.

# **Syntax**

update\_smartcable [-file\_path <arg>] [-quiet] [-verbose] [<hw\_server>]

#### Returns

Smartcable

# **Usage**

Name	Description
[-file_path]	Optional path to Boot.bin file Default: Use default Boot.bin
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_server>]</hw_server>	hardware server Default: current hardware server

# **Categories**

Hardware



# update\_timing

Update timing.

### **Syntax**

update timing [-full] [-skip delay calc] [-quiet] [-verbose]

#### Returns

**Nothing** 

### **Usage**

Name	Description
[-full]	Perform a full timing update instead of an incremental one
[-skip_delay_calc]	Skip delay calculation
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**Timing** 

# **Description**

Updates timing for the current design.

Update the timing data to reflect any timing constraints that were added to the design since the timing engine was last run. This command updates the in-memory view of the timing database, without incurring the time of a full timing analysis.

Timing is automatically updated by commands that change timing or need updated timing information, such as the report\_timing command. The update\_timing command lets you manually trigger the timing update to insure the latest constraints are applied to the timing engine.

The update\_timing command uses an incremental analysis approach by default, which updates only out-of-date information, to reduce process and analysis time. You can also specify a complete or full update to insure a comprehensive review of timing data in the design. However, to avoid long timing analysis run times, you should use the -full option only when you need to.

## **Arguments**

-full - (Optional) Perform a complete timing analysis rather than the default incremental update of the timing data.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

### **Examples**

The following example performs a full update of the in-memory timing data:

update timing -full

- report\_timing
- report\_timing\_summary
- reset\_timing



# upgrade\_bd\_cells

Upgrade configurable IPIntegrator cell(s) to later version.

### **Syntax**

upgrade bd cells [-latest <arg>] [-quiet] [-verbose] <objects>...

#### Returns

List of IPIntegrator cell names those were upgraded, "" if failed

## **Usage**

Name	Description
[-latest]	Upgrade the IPIntegrator block to the latest version
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<objects></objects>	IPIntegrator cells to be upgraded

# **Categories**

**IPIntegrator** 

# Description

Upgrade IP Integrator cells to the latest version available in the IP Integrator catalog.

This command lets you update IP Integrator subsystem designs from an earlier release to use the IP cores from the latest catalog.

This command returns the list of IP Integrator cells that were upgraded, or returns an error if it fails.

# **Arguments**

-latest - (Optional) Upgrade the specified cells to the latest available version from the IP catalog. This option is the default, and is not required.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - The IP Integrator cells to upgrade to the latest version. These objects must be
specified using the get bd cells command. Objects cannot be referenced by name.

# **Example**

The following example upgrades the specified cells to the latest version available in the IP Integrator catalog:

```
upgrade_bd_cells [get_bd_cells {vidOut1 cmpy_1 newMod1}] INFO: [BD 41-1162] The cell '/vidOut1' is already at its latest version. INFO: [BD 41-1162] The cell '/cmpy_1' is already at its latest version. WARNING: [BD 41-1082] Hierarchy block (/newMod1) cannot be directly upgraded. Please dive into the hierarchy and select individual cells to upgrade.
```

**NOTE:** A warning message is returned for the user-defined hierarchical module.

#### See Also

get\_bd\_cells



# upgrade\_ip

Upgrade a configurable IP to a later version.

## **Syntax**

```
upgrade_ip [-srcset <arg>] [-vlnv <arg>] [-log <arg>] [-quiet]
[-verbose] [<objects>...]
```

#### **Returns**

A return code indicating success or failure

## **Usage**

Name	Description
[-srcset]	(Optional) Specifies the source file set containing the IP to be upgraded Default: The current source fileset Values: Source set name
[-vlnv]	(Optional) Identifies the Catalog IP to which the IP will be upgraded. The VLNV string maps to the IPDEF property on the IP core. This is a strict comparison, and the upgrade will fail if the identified IP does not exist in the Catalog. Default: Latest version of the current IP Values: A string of the form ' <vendor>:<li>ver sion&gt;'</li></vendor>
[-log]	(Optional) Identifies the log file to which the IP upgrade report will be concatenated. Default: An empty string, indicating that no log will be written Values: A file path to an existing writable file, or a non-existent file location in a writable directory
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <objects>]</objects>	IP to be upgraded Values: IP instance(s) within the design, as returned by 'get_ips <instance name="">' or 'get_bd_cells <cell name="">'</cell></instance>

# **Categories**

**IPFlow** 

# **Description**

This command upgrades the specified IP cores from an older version to the latest version in the IP catalog.



You can only upgrade IP that explicitly supports upgrading. The UPGRADE\_VERSIONS property on the ipdef object indicates if there are upgrade versions for an IP core.



**TIP:** The upgrade\_ip command also accepts Block Design cell IP instances by name, bd\_cell objects, or file location. The command upgrades the bd\_cell objects within the Block Design, and does not require the diagram to be open in the Vivado IP Integrator feature.

### **Arguments**

-srcset <arg> - (Optional) Specifies the source file set to upgrade the IP files in. If not specified, the default source file set is sources 1.

-vlnv <arg> - (Optional) Specify the Vendor:Library:Name:Version attribute of the IP to upgrade from the IP catalog. The VLNV attribute identifies the object in the IP catalog.

-log <arg> - (Optional) Specifies the name of a file to append the IP upgrade information to. By default the upgrade\_ip command does not log its activities.

**NOTE:** If the path is not specified as part of the file name, the log file will be written into the current project directory.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<objects> - (Optional) Specifies which IP cores of Block Design cells to upgrade. The IP must be specified as objects returned by the get\_ips command.



**IMPORTANT:** Do not use the get ips -all option, as this can result in recursion issues.

## **Examples**

The following example upgrades all IP cores in the current project to the latest version:

upgrade ip [get ips]

- create\_ip
- get\_bd\_cells
- get\_ips
- import\_ip
- open\_bd\_design



# upload\_hw\_ila\_data

Stop capturing. Upload any captured hardware ILA data.

## **Syntax**

```
upload hw ila data [-quiet] [-verbose] [<hw ilas>...]
```

#### Returns

Hardware ILA data objects

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ilas>]</hw_ilas>	List of hardware ILA objects. Default: Current hardware ILA

## **Categories**

Hardware

# **Description**

Upload the captured data from the memory buffers of the specified ILA debug cores on the Xilinx FPGA hardware device, and move it into a hw\_ila\_data object in the Vivado logic analyzer.

You can upload captured data from the ILA debug core at any time during the capture process triggered by the  $run_hw_ila$  command. However, you may want to use the  $wait_on_hw_ila$  command in any Tcl scripts, to wait until the sample data buffers of the ILA core are fully populated with data. If you run the  $upload_hw_ila_data$  command prior to this, you may see a message as follows:

```
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user \ at 2014-Mar-06 08:59:30 INFO: [Labtools 27-2212] The ILA core 'hw_ila_1' captured '6' windows with \ '64' samples each, and a last partial window with '0' samples.
```

The upload process creates a hw\_ila\_data object in the process of moving the captured data from the ILA debug core, hw\_ila, on the physical FPGA device, hw\_device. The hw\_ila\_data object is named after the hw\_ila core it is uploaded from.



**TIP:** Each hw\_ila object has only one matching hw\_ila\_data object associated with it. Each time upload\_hw\_ila\_data is run for a specific hw\_ila core, the hw\_ila\_data object is overwritten if it already exists.



The data object, hw\_ila\_data can be viewed in the waveform viewer of the Vivado logic analyzer by using the display\_hw\_ila\_data command, and can be written to disk using the write hw ila data command.

This command returns a hw\_ila\_data object, or returns an error if it fails.

### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<a href="hw\_ilas">- (Optional)</a> Specify one or more hw\_ila objects to upload data from. The hw\_ila objects can either be specified as objects returned by the <code>get\_hw\_ilas</code> or <code>current\_hw\_ila</code> commands, or specified by name. If the hw\_ila is not specified, the data will be uploaded from the <code>current\_hw\_ila</code>.

# **Example**

The following example arms the current hardware ILA debug core on the target hw\_device, captures sample data at the probes as trigger events or capture conditions are encountered. Tcl script processing is suspended while sample data is captured, and then the data is uploaded from the hw\_ila on the hw\_device, into a hw\_ila\_data object:

```
run_hw_ila -trigger_now [current_hw_ila]
wait_on_hw_ila [current_hw_ila]
upload_hw_ila_data [current_hw_ila]
```

- current\_hw\_device
- current hw ila
- current\_hw\_ila\_data
- display\_hw\_ila\_data
- get\_hw\_devices
- get\_hw\_ilas
- get\_hw\_ila\_datas
- run\_hw\_ila
- wait\_on\_hw\_ila
- write\_hw\_ila\_data



# validate\_bd\_design

Run Parameter Propagation for specified design or for a specific cell.

## **Syntax**

validate bd design [-force] [-design <arg>] [-quiet] [-verbose]

#### Returns

TCL\_OK, TCL\_ERROR if failed

## **Usage**

Name	Description
[-force]	Force re-run validation on the design
[-design]	Design name. If not specified, run parameter propagation on current design
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

# **Categories**

**IPIntegrator** 

# **Description**

Validate an IP Integrator subsystem design, or IP cell or hierarchical module.

This command returns success, and TCL\_OK if successful, or TCL\_ERROR if it fails, unless -quiet is specified.

# **Arguments**

- -force (Optional) Force validation on the block design.
- -design <arg> (Optional) The IP Integrator subsystem design to validate. If not specified, the current IP Integrator subsystem design is validated.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

## **Examples**

The following example validates the IP Integrator subsystem design, and returns a few warnings and errors related to the design:

```
validate bd design
INFO: [IP Flow 19-3236] Customization errors found. Restoring to
previous valid configuration.
ERROR: [IP Flow 19-508] Validation failed for parameter 'Write Depth A'.
Value '268\overline{4}35456' is out of the range (2,9011200)
ERROR: [Common 17-39] 'set property' failed due to earlier errors
ERROR: [BD 41-66] Error running post propagate TCL procedure:
ERROR: [Common 17-39] 'set property' failed due to earlier errors.
   while executing
"rdi::set property CONFIG.WRITE DEPTH A 268435456
/microblaze 1 local memory/lmb bram"
    invoked from within
"set property CONFIG.WRITE DEPTH A $mem depth a $ip"
    (procedure "::xilinx.com ip blk mem gen 8.0::post propagate" line 49)
    invoked from within
"::xilinx.com ip blk mem gen 8.0::post propagate
/microblaze 1 local memory/lmb bram {}"
WARNING: [BD 41-680] Ranges of mapped paired address blocks
</microblaze 1 local memory/ilmb bram if cntlr/SLMB/Mem> and
</microblaze 1 local memory/dlmb bram if cntlr/SLMB/Mem> do not match.
ERROR: [BD 41-241] Message from IP propagation TCL of
/microblaze 1 local memory/lmb bram: set property error: Validation
failed for parameter 'Write Depth A'. Value '268435456' is out of the
range (2,9011200)
INFO: [xilinx.com:ip:axi intc:3.1-1] /microblaze 1 axi intc:
The AXI INTC core has been configured to operate with synchronous clocks.
ERROR: [Common 17-39] 'validate bd design' failed due to earlier errors.
```

- create\_bd\_design
- open\_bd\_design
- save\_bd\_design



# validate\_dsa

Validate the specied DSA.

# **Syntax**

validate\_dsa [-verbose] [-quiet] [<file>]

#### Returns

The name of the dsa file

# **Usage**

Name	Description
[-verbose]	Dump verbose information
[-quiet]	Ignore command errors
[ <file>]</file>	Device Support Archive file Values: Path to dsa file.

# **Categories**

**Project** 



# validate\_ip

This command applies any pending set\_property commands and returns parameter validation messages, if any exist.

## **Syntax**

validate ip [-save ip] [-quiet] [-verbose] [<ips>]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-save_ip]	Write IP files on the disk
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <ips>]</ips>	IPs to be validated

# **Categories**

**IPFlow** 

# Description

Perform DRC check on IP to ensure that it is properly constructed. This command returns 1 when all IPs have been validated, or 0 when there is a problem.

## **Arguments**

-save\_ip - (Optional) Updates the existing IP files after validation. No new files are created but the XCI and BOM files for the core are updated.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



<ips> - (Optional) Specifies the set of IP cores to be validated.

# **Examples**

The following example validates the IPs in the current project, and updates the persistent representation of the IP.

validate\_ip -save\_ip [get\_ips]

- create\_ip
- generate\_target
- upgrade\_ip
- update\_ip\_catalog
- import\_ip



# verify\_hw\_devices

Verify hardware devices.

## **Syntax**

```
verify_hw_devices [-key <arg>] [-user_efuse <arg>] [-control_efuse
<arg>] [-security efuse <arg>] [-verbose] [-quiet] [<hw device>...]
```

#### **Returns**

Hardware devices

## **Usage**

Name	Description
[-key]	option value for key verification: efuse
[-user_efuse]	hex user fuse value for verification
[-control_efuse]	hex control fuse value for verification
[-security_efuse]	hex security fuse value for verification
[-verbose]	Shows fuse values during verification
[-quiet]	Ignore command errors
[ <hw_device>]</hw_device>	list of hardware devices Default: current hardware device

# **Categories**

Hardware

# **Description**

For EFUSE encrypted devices, this command compares the bitstream assigned to the PROGRAM.FILE property on the specified hw\_device with the bitstream programmed into the device with the program\_hw\_devices command.

Filtered through a required mask file, associated with the hw\_device, the verify\_hw\_devices command uses both the bitstream and mask file to compare only the bits that are marked as important in the mask file. A mask file can be created along with the bitstream using the write\_bitstream command, and is associated with the hw\_device using the create\_hw\_bitstream command.



**IMPORTANT:** Verification cannot be performed on devices programmed with encrypted bitstreams, other than to verify that the -key has been programmed.



The <code>verify\_hw\_devices</code> command reports that the readback data matches the programmed bitstream if successful, or returns an error if it fails.

### **Arguments**

-key efuse - (Optional) Verify the encryption key is programmed on the specified hw\_device in eFUSE registers.

-user\_efuse <arg> - (Optional) Verify the provided HEX value is programmed into the FUSE\_USER register on the hw\_device.

-control\_efuse <arg> - (Optional) Verify the provided HEX value is programmed into the FUSE\_CNTL register on the hw\_device.

-security\_efuse <arg> - (Optional) Verify the provided HEX value is programmed into the FUSE SEC register on the hw device.

-verbose - (Optional) Report eFUSE register values when verifying the device.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

<a href="hw\_device"><a href="hw\_device">hw\_device</a> objects to verify. The hw\_device must be specified as an object as returned by the <code>get\_hw\_devices</code> command. If the device is not specified, the <code>current hw device</code> will be verified.

## **Example**

The following example verifies the bitstream on current hardware device:

verify hw devices [current hw device]

- connect\_hw\_server
- create\_hw\_device
- create\_hw\_target
- current\_hw\_device
- current\_hw\_target
- get\_hw\_devices
- get\_hw\_targets
- open\_hw\_target
- program\_hw\_devices
- write bitstream
- write\_hw\_svf



# version

Returns the build for Vivado and the build date.

## **Syntax**

version [-short] [-quiet] [-verbose]

#### Returns

Vivado version

## **Usage**

Name	Description
[-short]	Return only the numeric version number
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution

## **Categories**

Report

## **Description**

Returns the version number of the Xilinx® tool. This includes the software version number, build number and date, and copyright information.

# **Arguments**

-short - (Optional) Returns the version number of the software only.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.



# **Examples**

The following example returns only the version number for the software:

version -short



# wait\_on\_hw\_ila

Wait until all hardware ILA data has been captured.

## **Syntax**

```
wait on hw ila [-timeout <arg>] [-quiet] [-verbose] [<hw ilas>...]
```

#### Returns

Nothing

### **Usage**

Name	Description
[-timeout]	Timeout in minutes. Decimal value allowed Default: No timeout
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <hw_ilas>]</hw_ilas>	hardware ILA objects. Default: Current hardware ILA

## **Categories**

Hardware

# **Description**

Suspend Tcl script or Tcl command processing until the ILA debug core memory is filled by captured data samples.

This command is used after the run\_hw\_ila command to pause Tcl processing to wait for the data buffers to fill up. When the wait\_on\_hw\_ila command returns, the Tcl command or script processing can continue.

With the ILA debug core memory filed with sample data, when Tcl processing resumes, you can upload the captured data samples into an ILA debug core data object, or hw\_ila\_data object. Use the upload\_ila\_data command to perform this action.

This command operates silently, returning nothing if successful, or returning an error if it fails.

# **Arguments**

-timeout <arg> - (Optional) Wait for this period of time for all data on the ILA debug cores to be captured. If the timeout interval is reached, the wait command is terminated.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<hw\_ilas> - (Optional) Specify one or more hw\_ila objects to wait on. The hw\_ila objects
must be specified as an object as returned by the get\_hw\_ilas or current\_hw\_ila
commands. If the hardware ILA is not specified, the current hw ila will be run.

# **Example**

The following example waits for all data on the current hardware ILA debug core to be captured:

```
run_hw_ila hw_ila_1 -trigger_now 1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed
  at 2014-Mar-02 13:20:30
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered
  at 2014-Mar-02 13:20:31
```

- current\_hw\_device
- current\_hw\_ila
- current\_hw\_ila\_data
- display\_hw\_ila\_data
- get\_hw\_devices
- get\_hw\_ilas
- run\_hw\_ila
- upload\_hw\_ila\_data



# wait\_on\_hw\_sio\_scan

Wait until hardware SIO scan has completed.

## **Syntax**

```
wait_on_hw_sio_scan [-timeout <arg>] [-quiet] [-verbose]
<hw sio scans>...
```

#### Returns

Nothing

### **Usage**

Name	Description
[-timeout]	Timeout in minutes. Decimal value allowed Default: No timeout
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_scans></hw_sio_scans>	List of hardware SIO scan objects.

# **Categories**

Hardware

# **Description**

Suspend a Tcl script or Tcl command processing until the specified serial I/O analyzer scan is complete.

This command is used after the run\_hw\_sio\_scan command to pause Tcl processing to wait for the scan to complete. When the wait\_on\_sio\_scan command returns, the Tcl command or script processing can continue.

This command operates silently, returning nothing if successful, or returning an error if it fails.

# **Arguments**

-timeout <arg> - (Optional) Wait for this period of time for the serial I/O analyzer scan to complete. If the timeout interval is reached, the wait command is terminated.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_sio\_scans> - (Required) Specify one or more hw\_sio\_scan objects to wait on. The
hw\_sio\_scan must be specified as an object as returned by the create\_hw\_sio\_scan or
get hw sio scans commands.

## **Example**

The following example waits for the serial I/O analyzer scan to complete:

```
run_hw_sio_scan [lindex [get_hw_sio_scans {SCAN_0}] 0]
wait on hw sio scan [lindex [get hw sio scans {SCAN 0}] 0]
```

#### See Also

- create\_hw\_sio\_scan
- current\_hw\_device
- get\_hw\_sio\_scans
- remove\_hw\_sio\_scan
- run\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- write\_hw\_sio\_scan

1538



# wait\_on\_hw\_sio\_sweep

Wait until hardware SIO sweep has completed.

## **Syntax**

```
wait_on_hw_sio_sweep [-timeout <arg>] [-quiet] [-verbose]
<hw sio sweeps>...
```

#### Returns

**Nothing** 

## **Usage**

Name	Description
[-timeout]	Timeout in minutes. Decimal value allowed Default: No timeout
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<hw_sio_sweeps></hw_sio_sweeps>	List of hardware SIO sweep objects.

# **Categories**

Hardware

# **Description**

Suspend a Tcl script or Tcl command processing until the serial I/O analyzer sweep scan is complete.

This command is used after the run\_hw\_sio\_sweep command to pause Tcl processing to wait for the sweep scan to complete. When the wait\_on\_sio\_sweep command returns, the Tcl command or script processing can continue.

This command operates silently, returning nothing if successful, or returning an error if it fails.

# **Arguments**

-timeout <arg> - (Optional) Wait for this period of time for the serial I/O analyzer sweep scan to complete. If the timeout interval is reached, the wait command is terminated.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<hw\_sio\_sweeps> - (Required) Specify one or more hw\_sio\_sweep objects to wait on. The
hw\_sio\_sweep must be specified as an object as returned by the create\_hw\_sio\_sweep or
get\_hw\_sio\_sweeps commands.

## **Example**

The following example launches an SIO sweep scan and waits for the sweep to complete:

```
run_hw_sio_sweep [lindex [get_hw_sio_sweeps {SWEEP_0}] 0]
wait on hw sio sweep [lindex [get hw sio sweeps {SWEEP 0}] 0]
```

- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_sweep
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_sweep
- write\_hw\_sio\_sweep



# wait\_on\_run

Block execution of further Tcl commands until the specified run completes.

## **Syntax**

```
wait on run [-timeout <arg>] [-quiet] [-verbose] <run>
```

#### Returns

Nothing

## **Usage**

Name	Description
[-timeout]	Maximum time to wait for the run to complete (in minutes) Default: -1
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<run></run>	Run to wait on

## **Categories**

#### **Project**

# **Description**

Blocks the execution of Tcl commands until the specified run has completed either successfully or in error, or until the specified amount of time has elapsed.

This command will tell you when the run has terminated, but not the results of the run. To determine if the run has completed successfully, you could query the value of the PROGRESS property of the run:

```
launch_runs synth_1
wait_on_run synth_1
if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
    error "ERROR: synth_1 failed"
}
```

The wait\_on\_run command can be used for runs that have been launched. If the specified run has not been launched when the wait\_on\_run command is used, you will get an error. Runs that have already completed do not return an error.

**NOTE:** This command is used for running the tool in batch mode or from Tcl scripts. It is ignored when running interactively from the GUI.



# **Arguments**

-timeout <arg> - (Optional) The time in minutes that the wait\_on\_run command should wait until the run finishes. This allows you to define a period of time beyond which the tool should resume executing Tcl commands even if the specified run has not finished execution. The default value of -1 is used if timeout is not specified, meaning that there is no limit to the amount of time the tool will wait for the run to complete.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<run> - (Required) The name of the run to wait on.

# **Examples**

The following example launches the impl\_1 run, and then waits for the specified run to complete, or to wait for one hour, whichever occurs first:

```
launch_runs impl_1
wait on run -timeout 60 impl 1
```

### See Also

launch\_runs



# write\_bd\_layout

Export layout in native, pdf or svg.

## **Syntax**

write\_bd\_layout [-force] [-format <arg>] [-orientation <arg>] [-scope <arg>] [-hierarchy <arg>] [-quiet] [-verbose] <file>

#### Returns

Name of the output file

## **Usage**

Name	Description
[-force]	Overwrite existing file
[-format]	Values: native, pdf or svg. regenerate_bd_layout -layout_file can be used with native layout. Default: native
[-orientation]	Values: landscape or portrait
[-scope]	Values: visible or all Default: all
[-hierarchy]	Hierarchy block
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Output file

# **Categories**

**FileIO** 

# **Description**

Write the current open block design in the Vivado IP integrator to the specified file format.

This command lets you print the block design, output it as a vector graphic file for use in documentation related to the design project, or recreate the block design layout in the Vivado IP integrator design canvas using the regenerate\_bd\_layout command.

This command returns the name of the file written, or returns an error if it fails.

## **Arguments**

-force - (Optional) Overwrite an existing file of the specified name.



-format [ native | pdf | svg ] - (Optional) Write the output file in the specified format. The default file format is native, and describes an internal Vivado tool format that can be used to recreate the block design layout in the Vivado IP integrator using the regenerate\_bd\_layout command. SVG is scalable vector graphics format. PDF is portable document format.

**NOTE:** regenerate bd layout can be used with the native format.

-orientation [ landscape | portrait ] - (Optional) Specify the orientation of the graphic file as either landscape (horizontal) or portrait (vertical) orientation. The default orientation is portrait.

-scope [ visible | all ] - (Optional) Defines the scope of the block design to output to the specified file. The default is all, and indicates to output the whole block design. The visible outputs only the currently displayed limits of the design canvas, or the current zoom value.

-hierarchy <arg> - (Optional) Output the drawing of the specified hierarchical bd\_cell. Blocks can be specified by the get bd cells command.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) Write the block design canvas into the specified file. If the specified file already exists, you must also use the -force option to overwrite it, or an error is returned.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example prints the current block design to the specified PDF file:

write bd layout -format pdf -orientation landscape C:/Data/microblaze.pdf

The following example prints the specified hierarchical cell of the block design to the specified SVG file:

write bd layout -format svg -orientation landscape C:/Data/microblaze.svg

- create\_bd\_design
- current\_bd\_design
- open\_bd\_design
- regenerate\_bd\_layout
- write\_schematic



# write\_bd\_tcl

Export the current design to a Tcl file on disk.

## **Syntax**

```
write_bd_tcl [-force] [-bd_name <arg>] [-no_mig_contents]
[-no_ip_version] [-bd_folder <arg>] [-hier_blks <arg>]
[-include_layout] [-exclude_layout] [-quiet] [-verbose] <tcl_filename>
```

#### **Returns**

TCL\_OK, TCL\_ERROR if failed

# **Usage**

Name	Description
[-force]	Flag to overwrite existing file.
[-bd_name]	Name for block diagram. By default will use current block diagram's name.
[-no_mig_contents]	Flag to not include MIG PRJ contents into generated Tcl script, but instead will load PRJ from working directory. Default is to include MIG PRJ contents in Tcl script.
[-no_ip_version]	Flag to not include the IP version as part of the IP VLNV in create_bd_cell commands. NOTE - this may have implications if there are major IP version changes.
[-bd_folder]	Remote BD feature - Specify the folder where the design will be generated when Tcl script is sourced.
[-hier_blks]	Comma separated list of hierarchical blocks in the design that will be generated by the Tcl script. Will include any sub-hierachical blocks within the specified blocks too. This option will not create the top-level design portion.
[-include_layout]	By default will NOT include the GUI layout of the design. Use this argument to include the layout information in the generated Tcl script.
[-exclude_layout]	NOTE - This flag will be obsolete in a near future release, but is currently supported for backwards compatibility. Use this argument to not include the layout information in the generated Tcl script.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<tcl_filename></tcl_filename>	Name of exported Tcl file



## **Categories**

**IPIntegrator** 

## **Description**

Export the current IP Integrator subsystem design as a Tcl script file to the disk.



**IMPORTANT:** Any directory in the path specified by the <name> option must already exist, or the script will not be created.

The Tcl script file lets you recreate, reuse, and customize IP Integrator subsystem designs without having to archive the original subsystem design.

When working with a new software release, you must use the output script from the write\_bd\_tcl command to create a block design in the same software release as the Tcl script was generated. This ensures the availability of the needed versions of any IP used in the script. You can then migrate the created block design into a new software release.

This command returns TCL\_OK if successful, or TCL\_ERROR if it fails, unless -quiet is specified.

## **Arguments**

- -force (Optional) Overwrite an existing bd\_tcl file of the same name if it already exists.
- -bd\_name <arg> (Optional) Specify the name to assign to the block diagram in the bd\_tcl file. When the Tcl script is run, the new block diagram will be created with the specified name. By default, the current name of the block diagram will be used.
- -no\_mig\_contents (Optional) Do not include memory IP PRJ contents into the generated Tcl script. By default this content will be included in the Tcl script.
- -no\_ip\_version (Optional) Do not include the Version in the Vendor:Library:Name:Version (VLNV) value that specifies the IP for create\_bd\_cell commands in the write\_bd\_tcl file. This allows a bd\_tcl script to create a new block diagram using the latest version of the IP from the Vivado IP catalog.

**NOTE:** This can have significant design implications when IP used in a block design have undergone major version changes from when the bd\_tcl file was written to when it is used.

- -bd\_folder <arg> (Optional) Specify the directory where the block diagram will be generated when the bd\_tcl script is run. This lets you specify the block design to be created outside of the directory structure of a project where the bd\_tcl script is being run.
- -hier\_blks <arg> (Optional) Only generate the write\_bd\_tcl script for specified hierarchical blocks or modules of the block design.



**TIP:** Hierarchical block modules must be specified as  $bd\_cell$  objects as returned by  $get\_bd\_cells$  for example. In addition, if the specified  $bd\_cells$  are not hierarchical blocks, then no Tcl script will be generated.

-include\_layout - (Optional) Include the graphical layout data of the block design in the output Tcl script. This preserves the current layout of the block design in the Vivado IP integrator design canvas in the output Tcl script. This option is ignored when used with the -hier blks option, as the layout information is written from the top-level of the block design.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<tcl\_filename> - Specify the name of the Tcl file to write. A suffix of .tcl will be supplied if no file suffix is specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Example**

The following example creates a Tcl script from the current IP Integrator subsystem design:

```
write bd tcl C:/Data/myDesign.tcl
```

This example creates a Tcl script from the current IP Integrator subsystem design, specifies a new name for the block diagram, specifies that IP versions should not be included, and also indicates a folder to write the block diagram to when it is created by running the output bd\_tcl script:

```
write_bd_tcl -bd_name newMB1 -no_ip_version \
  -bd folder C:/Block Designs projMB1
```

**NOTE:** The file suffix of .tcl will be appended to the specified file name, resulting in a file name of projMB1.tcl.

The following example creates a Tcl script for the specified hierarchical block cell, overwriting any existing script of the same name:

```
write_bd_tcl -force -hier_blks [get_bd_cells myHier] \
-include layout C:/Data/myHier.tcl
```

**NOTE:** The -inlude\_layout option is ignored in this example, due to the use of the -hier\_blks option.

- create\_bd\_design
- open\_bd\_design
- save\_bd\_design



# write\_bitstream

Write a bitstream for the current design.

## **Syntax**

write\_bitstream [-force] [-verbose] [-raw\_bitfile] [-no\_binary\_bitfile]
[-mask\_file] [-readback\_file] [-logic\_location\_file] [-bin\_file]
[-reference\_bitfile <arg>] [-cell <arg>] [-no\_partial\_bitfile] [-quiet]
<file>

#### **Returns**

Nothing

## **Usage**

Name	Description
[-force]	Overwrite existing file
[-verbose]	Print write_bitstream options
[-raw_bitfile]	Write raw bit file (.rbt)
[-no_binary_bitfile]	Do not write binary bit file (.bit)
[-mask_file]	Write mask file (.msk)
[-readback_file]	Write readback files (.rbd, .msd)
[-logic_location_file]	Write logic location file (.ll)
[-bin_file]	Write binary bit file without header (.bin)
[-reference_bitfile]	Reference bitfile to be used for generating partial bitstream
[-cell]	Create only partial bitstream for named cell
[-no_partial_bitfile]	Do not write partial bit files for a partial reconfiguration design
[-quiet]	Ignore command errors
<file></file>	The name of the .bit file to generate

# **Categories**

FileIO

# Description

Writes a bitstream file for the current project. This command must be run on an Implemented Design. The bitstream written will be based on the open Implemented Design.



The files that can be generated by the write bitstream command include the following:

- Bit file: The binary bitstream file (.bit).
- Raw (ASCII) Bit file: A raw bit file (.rbt) that contains the same information as the binary bitstream file, but is in ASCII format.
- Mask file: A mask file (.msk) that has mask data in place of the configuration data in the bitstream file.
- Logic Location file: An ASCII logic location file (.ll) that shows the bitstream position of latches, flip-flops, LUTs, Block RAMs, and I/O block inputs and outputs.
- Bin file: A binary file (.bin) containing only the device programming data, without the header information found in the standard binary Bit file.
- Reference Bit file: An incremental bitstream file containing only the differences from the current bitstream and a specified reference bitstream.

The Vivado tool can write a compressed bitstream, if you have enabled compression by setting the BITSTREAM.GENERAL.COMPRESS property on the implemented design. Refer to the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) for more information on Device Configuration Properties. To enable compression use the following Tcl command:

```
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
```

The Vivado Design Suite can also write an encrypted bitstream to protect the intellectual property of the design in the bitstream. To create an encrypted bitstream you must first define the type of encryption to be used, and the encryption key. You can accomplish this most easily using the Encryption page of the Edit Device Properties dialog box in the Vivado IDE. Refer to the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) for more information on the Edit Device Properties dialog box.

You can also enable encryption by manually defining the appropriate properties on the implemented design as follows:

```
set_property BITSTREAM.ENCRYPTION.ENCRYPT YES [get_designs impl_1]
set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT EFUSE [get_designs impl_1]
set property BITSTREAM.ENCRYPTION.KEY0 0011 [get designs impl_1]
```



The properties associated with encryption include:

- BITSTREAM.ENCRYPTION.ENCRYPT Enable encryption when generating the bitstream with write\_bitstream. This property accepts a value of YES or NO.
- BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT Specify the method for storing the encryption key on the hardware device. The accepted values are BBRAM and EFUSE, referring to battery-backed SRAM or the eFUSE registers on the device.



**CAUTION!** eFUSEs are one-time programmable cells on the hardware device, used to store the factory-programmed Device DNA, AES-GCM encryption key, and user specified values. Refer to the UltraScale Architecture Configuration (UG570) or 7 Series FPGAs Configuration User Guide (UG470) for more information on eFUSE registers.

- BITSTREAM.ENCRYPTION.KEY0 Specify the encryption key to apply to the BBRAM, or the
  eFUSE FUSE\_KEY registers on the device. The key can be specified as a 256 bit value, and
  will be required when accessing an encrypted bitstream to program, verify, or readback
  the hw\_device.
- BITSTREAM.ENCRYPTION.KEYFILE Specify an encryption key file (NKY) instead of the ENCRYPTION.KEYO value. The encryption key (NKY) file is output by the write\_bitstream command when the design specifies the BITSTREAM.ENCRYPTION.KEYO property. The encryption file can then be quickly used in other designs.

#### **Arguments**

- -force (Optional) Force the overwrite of an existing bitstream file of the same name.
- -verbose (Optional) Print details of the options applied to the bitstream when running the write\_bitsream command.
- -raw\_bitfile (Optional) Write a raw bit file (.rbt) which contains the same information as the binary bitstream file, but is in ASCII format. The output file will be named <file> .rbt.
- -no\_binary\_bitfile (Optional) Do not write the binary bitstream file (.bit). Use this command when you want to generate the ASCII bitstream or mask file, or to generate a bitstream report, without also generating the binary bitstream file.
- -mask\_file (Optional) Write a mask file (.msk), which has mask data where the configuration data is in the bitstream file. This file determines which bits in the bitstream should be compared to readback data for verification purposes. If a mask bit is 0, that bit should be verified against the bitstream data. If a mask bit is 1, that bit should not be verified. The output file will be named <file> .msk.
- -readback\_file (Optional) Lets you perform the Readback function by creating the necessary readback files (.rbd, .msd).
- .rbd An ASCII file that contains only expected readback data, including pad words and frames. No commands are included.
- .msd An ASCII file that contains only mask information for verification, including pad words and frames. No commands are included.
- -logic\_location\_file (Optional) Creates an ASCII logic location file (.II) that shows the bitstream position of latches, flip-flops, LUTs, Block RAMs, and I/O block inputs and outputs. Bits are referenced by frame and bit number in the location file to help you observe the contents of FPGA registers.



-bin\_file - (Optional) Creates a binary file (.bin) containing only device programming data, without the header information found in the standard bitstream file (.bit).

-reference\_bitfile <arg> - (Optional) Read a reference bitstream file, and output an incremental bitstream file containing only the differences from the specified reference file. This partial bitstream file can be used for incrementally programming an existing device with an updated design.

-cell <arg> - (Optional) Write a partial bitstream file for the specified cell or block level of the design hierarchy. The bitstream file will only include programming data for the specified cell or module.

-no\_partial\_bitfile - (Optional) Do not output a partial bit file for a Partial Reconfiguration module or design. Refer to the *Vivado Design Suite: Partial Reconfiguration* (UG909) for more information on the PR flow.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

<file> - (Required) The name of the bitstream file (.bit) to write. If you do not specify a file extension, the .bit extension will be added by the tool, but you cannot specify an extension other than .bit .

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example enables compression and writes a bitstream file of the specified name:

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
write bitstream design1.bit
```

The following example writes both the binary and ASCII forms of the bitstream:

```
write bitstream -raw bitfile C:/Data/design1
```

**NOTE:** The appropriate file extension will be added by the tool.

- launch runs
- program\_hw\_devices
- verify\_hw\_devices



## write\_bmm

Write a bmm file.

#### **Syntax**

write bmm [-force] [-quiet] [-verbose] <file>

#### Returns

The name of the bmm file

#### **Usage**

Name	Description
[-force]	Overwrite existing checkpoint file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Design bmm file Values: A filename with alphanumeric characters and .bmm extension.

## **Categories**

**FileIO** 

## **Description**

The Block RAM Memory Map (BMM) file is a text file that describes how individual block RAMs on an FPGA are grouped together into a contiguous address space called an Address Block.

The write\_bmm command exports BMM information from the current design to the specified file. For implemented designs the BMM file will be include placement information. The data2mem command uses the BMM file as input to direct the translation of programming data into the proper form for use in simulation, device programming, or software development in SDK.

The command returns the name of the output file, or an error.

## **Arguments**

-force - (Optional) Overwrite the BMM file if it already exists.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The filename of the BMM file to write.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Example**

The following example writes the BMM file for the current design:

write bmm C:/Data/design1.bmm



## write\_bsdl

Generate a design specific post-configuration BSDL file (.bsd).

#### **Syntax**

write bsdl [-force] [-bsd <arg>] [-quiet] [-verbose] <file>

#### Returns

Name of the output file

#### **Usage**

Name	Description
[-force]	Overwrite existing .bsd file
[-bsd]	Specify an updated generic BSDL file.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Output file name. The .bsd extension is optional.

#### **Categories**

**FileIO** 

## **Description**

Generate a Boundary Scan Description Language (BSDL) file (.bsd) for the current design that reflects the post-configuration boundary scan architecture of the target device.

The boundary scan architecture for the device is changed when the device is configured because certain connections between the boundary scan registers and pad may change. These changes must be communicated to the boundary scan tester through a post-configuration BSDL file. Refer to the *Vivado Design Suite User Guide: Programming and Debugging (UG908)* for more information on the available configuration modes.

The write\_bsdl command reads a pre-configuration BSDL file for the target part from the Vivado Design Suite installation area, and combines that with post-configuration data from the current design.

This command returns the name of the output BSDL file, or returns an error if it fails.

#### **Arguments**

-force - (Optional) Overwrite an existing BSDL file of the same name.



-bsd <arg> - (Optional) Specify an existing BSDL file to update. Use this to update a generic BSDL file from the Vivado Design Suite installation with post-configuration data from the current design.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) Specify the output file name. The .bsd extension is optional.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Example**

The following example writes a BSDL file at the specified location:

write\_bsdl -force C:/Data/project/design1.bsd

#### See Also

write\_bitstream



# write\_cfgmem

Create file(s) for programming flash memory.

#### **Syntax**

write\_cfgmem [-force] -format <arg> -size <arg> [-interface <arg>]
[-checksum] [-disablebitswap] [-loadbit <arg>] [-loaddata <arg>]
[-quiet] [-verbose] <file>

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-force]	Overwrite existing file
-format	Format of the file to generate
-size	Size of memory that is being targeted in M Bytes (must be power of 2).
[-interface]	Interface used to program device. Default: SMAPx8
[-checksum]	Calculate a 32-bit checksum for each file. Memory will be filed with value of 0xFF unless a different byte value is specified. Default: 0xFF
[-disablebitswap]	Disable bit swapping in a byte for bitfiles.
[-loadbit]	Load bit files into memory from given address.
[-loaddata]	Load data into memory from given address.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	The name of the file to generate

## **Categories**

**FileIO** 



#### **Description**

This command formats a design specific configuration bitstream (.bit) file, and any specified data files, into a specified memory configuration file format to program into a flash memory device using the program\_hw\_cfgmem command. Supported memory configuration file formats are MCS, BIN, and HEX.



**TIP:** When you generate a cfgmem file with write\_cfgmem, by default the bits within a byte are bit-swapped, or mirrored, compared to bytes in the original input bitstream. You can disable bitswap using the <code>-disablebitswap</code> option as described below.

The process whereby the design specific data is loaded or programmed into the Xilinx® FPGA is called configuration. The <code>create\_hw\_cfgmem</code> command defines a flash memory device used for configuring and booting the hardware device.

After the hw\_cfgmem object is created, and associated with the hw\_device, the configuration memory can be programmed with the bitstream and other data from a memory configuration file created with the write\_cfgmem command. The hw\_cfgmem object is programmed using the program hw cfgmem command.

The write\_cfgmem -loadbit command loads one or more specified bitstream files into the memory configuration file, filling the available memory of the device in an upward or downward direction from a specified starting address. You can also add data files to the memory configuration file, by specifying the starting address to load the file with -loaddata.



**TIP:** When using -loadbit and -loaddata to fill the memory of the device, you must exercise care to insure that the bitstream and data files fit into the available memory and do not overwrite each other. Any data collisions will cause the write of gmem command to fail with an error.

The write\_cfgmem command returns a transcript of its process when successful, or returns an error if it fails.

## **Arguments**

- -force (Optional) Overwrite a file of the same name if one exists.
- -format [ BIN | HEX | MCS ] (Required) The format of the memory configuration file to write. Supported values include BIN, HEX, and MCS.
- -size <<arg>> (Required) Specify the size limit in MBytes of the PROM device that is being targeted. The size must be specified as a power of 2.
- -interface <<arg>> (Optional) Specify the interface used to program the PROM device. Valid values include SMAPx8 (default), SMAPx16, SMAPx32, SERIALx1, SPIx1, SPIx2, SPIx4, SPIx8, BPIx8, BPIx16. This also determines if byte swapping is enabled or disabled. The default interface is SMAPx8.



**IMPORTANT:** The specified interface format of the configuration memory file is critical to properly programming the flash memory device with the program hw\_cfgmem command. You should be careful to use this option to match the generated file with the target cfgmem\_part.



-checksum - (Optional) Calculate a 32-bit checksum for the PROM file. The device memory will be filled with the default value of 0xFF unless a different byte value is specified. This option generates a checksum value appearing in the memory configuration file. This value should match the checksum in the device programmer. Use this option to verify that correct data was programmed into the flash memory.

-disablebitswap - (Optional) Disable the default bit swapping for bytes in the bitstream files. By default, in the files written by write\_cfgmem, the bits within a byte are bit-swapped, or mirrored, compared to bytes in the original input BIT files. This option disables the bit swapping in the output files.

-loadbit <<arg>> - (Optional) Specify the starting address of the PROM device to begin loading one or more bitstream files. The option is specified as a string with the form:

"up|down 0x0 bitfile.bit <bitfile2.bit>"

#### Where:

- up | down This option loads one or more BIT files into memory, starting from the specified address, in either and upward or a downward direction.
- 0x0 The starting address to load the bitstream, specified as a hexadecimal value.
- <<bitfile.bit>> The bitstream (.bit) file to load into the flash memory device. You can specify multiple bitfiles, causing the files to be concatenated in a daisy chain.



**TIP:** You can only specify the -loadbit option once, but you can repeat the arguments as needed to load multiple bitstream files from different starting addresses:

-loadbit "up 0 bitfile1.bit up 0xFFFFFF bitfile2.bit"

-loaddata <<arg>> - (Optional) Load the specified data files into the memory of the configuration device from the starting address. The -loaddata option is a string in the same form as the -loadbit argument, specifying the direction, starting address, and data file names to add into the memory configuration file. Data files will be added to the flash memory device as is, with no additional formatting.

- up | down This option loads one or more DATA files into memory, starting from the specified address, in either and upward or a downward direction.
- 0x0 The starting address to load the data file, specified as a hexadecimal value.
- <<data\_file>> A data file to load into the flash memory device. You can specify multiple data files, causing the files to be concatenated in a daisy chain.

**NOTE:** Although both -loadbit and -loaddata are marked as optional, at least one argument must be used to provide the data for the memory configuration file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<<fi><<file>> - (Required) The filename of the memory configuration file to write. The file extension will match the format specified (.mcs), and is not required as part of the file name.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Example**

The following example writes the specified memory configuration file in the MCS format, with a size limit of 64 MB, loading the specified bitstream file moving up from the starting address:

```
write_cfgmem -format MCS -size 64 -loadbit "up 0x0 \
C:/Data/Vivado_Debug/project_debug/project_debug.runs/impl_1/sinegen_demo.bit" \
config memory1
```

- create\_hw\_cfgmem
- current\_hw\_device
- delete\_hw\_cfgmem
- get\_cfgmem\_parts
- get\_property
- program\_hw\_cfgmem
- readback\_hw\_cfgmem
- set\_property
- write\_bitstream



## write\_checkpoint

Write a checkpoint of the current design.

#### **Syntax**

write\_checkpoint [-force] [-cell <arg>] [-logic\_function\_stripped]
[-quiet] [-verbose] <file>

#### **Returns**

The name of the checkpoint file

#### **Usage**

Name	Description
[-force]	Overwrite existing checkpoint file
[-cell]	Write a checkpoint of this cell
[-logic_function_stripped]	Convert INIT strings on LUTs & RAMBs to fixed values. Note that the resulting netlist will be nonfunctional.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Design checkpoint file Values: A filename with alphanumeric characters and .dcp extension.

## **Categories**

**FileIO** 

## **Description**

Saves the design at any point in the design process so that you can quickly import it back into the tool as needed. A design checkpoint (DCP) can contain the netlist, the constraints, and any placement and routing information from the implemented design.



**TIP:** In the Project mode, a DCP will not have timing constraints after synthesis. The timing constraints are annotated against the design during open\_run or link\_design commands, or when launching an implementation run. To create a DCP with timing constraints, create the design checkpoint after opt design, or after the implementation run completes.

Use the read checkpoint command to import a checkpoint file.



#### **Arguments**

- -force (Optional) Overwrite an existing checkpoint file of the same name if it already exists.
- -cell <arg> (Optional) Instructs the tool to output the contents of the specified hierarchical cell into a checkpoint file. Only one cell can be specified for output.
- -logic\_function\_stripped (Optional) Hides the INIT values for LUTs & RAMs by converting them to fixed values in order to create a checkpoint for debug purposes that will not behave properly in simulation or synthesis.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The name of the checkpoint file to be created. A .dcp extension will be added if no extension is specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Examples**

The following example creates the specified checkpoint file, overwriting a file of the same name if one already exists:

write\_checkpoint C:/Data/checkpoint1 -force

**NOTE:** The tool will add the .dcp extension to the specified file name, and will overwrite an existing checkpoint1.dcp file.

#### See Also

read\_checkpoint



## write\_csv

Export package pin and port placement information.

#### **Syntax**

write csv [-force] [-quiet] [-verbose] <file>

#### Returns

Name of the output file

#### **Usage**

Name	Description
[-force]	Overwrite existing file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Pin Planning CSV file

## **Categories**

**FileIO** 

## Description

Writes package pin and port placement information into a comma separated value (CSV) file.

The specific format and requirements of the CSV file are described in the *Vivado Design Suite User Guide: I/O and Clock Planning (UG899)*.

## **Arguments**

-force - (Optional) Overwrite the CSV file if it already exists.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<file> - (Required) The filename of the CSV file to write.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example exports a CSV file from the current project:

write csv C:/Data/pinList.csv

#### See Also

read\_csv



## write\_debug\_probes

Write debug probes to a file.

#### **Syntax**

write\_debug\_probes [-cell <arg>] [-no\_partial\_ltxfile] [-force]
[-quiet] [-verbose] <file>

#### Returns

Name of the output file

#### **Usage**

Name	Description
[-cell]	Hierarchical name of the Reconfigurable Partition Cell
[-no_partial_ltxfile]	Do not generate partial LTX files
[-force]	Overwrite existing file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Debug probes file name (default extension is .ltx)

## **Categories**

FileIO, Debug

## **Description**

Writes a Vivado Design Suite logic analyzer probes file containing ILA debug cores and signal probes added to the current design. The debug probes data file typically has a .ltx file extension.

ILA cores are added to the design using the <code>create\_debug\_core</code> command. ILA probes are added to the design using the <code>create\_debug\_port</code> command, and connected to nets in your design using the <code>connect\_debug\_port</code> command.

The specific information and use of the debug probes file is described in the *Vivado Design Suite User Guide: Vivado Programming and Debugging (UG908).* 

write\_debug\_probes [-cell <arg>] [-force] [-quiet] [-verbose] <file>

### **Arguments**

-cell <arg> - (Optional) Specify the hierarchical name of a reconfigurable partition cell to export a partial probe file.



-force - (Optional) Overwrite the specified file if it already exists.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) The file name of the debug probes file to write.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Examples**

The following example write a debug probe file from the current design:

write debug probes C:/Data/designProbes.ltx

- create\_debug\_core
- implement\_debug\_core



# write\_dsa\_rom

Write data to Feature ROM.

#### **Syntax**

write\_dsa\_rom [-quiet] [-verbose]

#### **Returns**

Nothing

## **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution



## write\_edif

Export the current netlist as an EDIF file.

#### **Syntax**

```
write_edif [-pblocks <args>] [-cell <arg>] [-force] [-security_mode
<arg>] [-logic function stripped] [-quiet] [-verbose] <file>
```

#### **Returns**

The name of the output file or directory

#### **Usage**

Name	Description
[-pblocks]	Export netlist for these pblocks (not valid with -cell)
[-cell]	Export netlist for this cell (not valid with -pblocks)
[-force]	Overwrite existing file
[-security_mode]	If set to 'all', and some of design needs encryption then whole of design will be written to a single encrypted file Default: multifile
[-logic_function_stripped]	Convert INIT strings on LUTs & RAMBs to fixed values
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Output file (directory with -pblocks or -cell)

## **Categories**

**FileIO** 

## Description

Writes the current netlist as an EDIF file, or outputs the contents of specific Pblocks or hierarchical cells as EDIF netlist files.

In the case of either the <code>-pblocks</code> or <code>-cell</code> option being used, this argument specifies a directory name where the EDIF netlist files for each Pblock or cell will be written. The EDIF netlist file will be named after the Pblock or cell. If the directory specified does not exist, the tool will return an error.



#### **Arguments**

-pblocks <arg> - (Optional) Instructs the tool to output the contents of the specified
Pblocks as EDIF netlist files. The contents of each Pblock will be written to a separate EDIF file.
These files can be added as design source files to netlist projects, but are not intended to be
read into a design using update\_design. Use the -cell option to write EDIF netlists for
use with update design.

-cell <arg> - (Optional) Instructs the tool to output the contents of the specified hierarchical cell as EDIF netlist files. Only one cell can be specified for output.

**NOTE:** The -pblocks and -cell options are mutually exclusive. Although they are optional arguments, only one can be specified at one time.

- -force (Optional) Overwrite the EDIF file if it already exists.
- -security\_mode [ multifile | all ] (Optional) Write a multiple EDIF files when encrypted IP is found in the design, or write a single file.
- multifile This is the default setting. By default the command writes out the full design netlist to the specified file. However, if the design contains secured IP, it creates an encrypted file containing the contents of the secured module. This will result in the output of multiple EDIF files, containing secured and unsecured elements of the design.
- all Write both encrypted and unencrypted cells to a single specified file.
- -logic\_function\_stripped (Optional) Hides the INIT values for LUTs & RAMs by converting them to fixed values in order to create a netlist for debug purposes that will not behave properly in simulation or synthesis.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The filename of the EDIF file to write. The default file extension for an EDIF netlist is .edn. If the -pblocks or -cell options are used, the name specified here refers to a directory rather than a single file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example writes an EDIF netlist file for the whole design to the specified file name:

```
write edif C:/Data/edifOut.edn
```

The following example outputs an EDIF netlist for all Pblocks in the design. The files will be written to the specified directory.

write\_edif -pblocks [get\_pblocks] C:/Data/FPGA\_Design/



#### See Also

read\_edif



## write\_hw\_ila\_data

Write hardware ILA data to a file.

#### **Syntax**

```
write_hw_ila_data [-force] [-csv_file] [-vcd_file] [-quiet] [-verbose]
<file> [<hw_ila_data>] [<hw_ila_data>]
```

#### **Returns**

Name of the output file

#### **Usage**

Name	Description
[-force]	Overwrite existing file
[-csv_file]	Export CSV format file only
[-vcd_file]	Export VCD format file only
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	hardware ILA data file name
[ <hw_ila_data>]</hw_ila_data>	hardware ILA data object Default: Current hardware ILA data

## **Categories**

#### Hardware

## **Description**

Write the ILA debug core sample data, stored in the specified hw\_ila\_data object, to a binary file on the disk.

A hw\_ila\_data object is created when the hw\_ila is triggered on the hw\_device, or by the upload\_hw\_ila\_data command when moving the captured data from the physical FPGA device, hw\_device.

The write\_hw\_ila\_data lets you write the data of the hw\_ila\_data object to a binary file on the disk for later review. You can read the ILA debug core data back into the Vivado logic analyzer using the read hw ila data command, which creates a new hw\_ila\_data object.

This command returns the name of the file written, or returns an error if it fails.



#### **Arguments**

-force - (Optional) Overwrite an existing file of the same name if one exists.

-csv\_file - (Optional) Export a comma-separated values (CSV) file only. This configures the write\_hw\_ila\_data command to export the ILA data in the form of a CSV file that can be used to import into a spreadsheet or third-party application, rather than the default binary ILA file format.

-vcd\_file - (Optional) Export a value change dump (VCD) file only. This configures the write\_hw\_ila\_data command to export the ILA data in the form of a VCD file that can be used to import into a third-party application or viewer, rather than the default binary ILA file format.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The filename of the ILA data file to write. The default file extension for an ILA data file is .ila. The default file extension for -csv\_file is .csv, and for -vcd file is .vcd.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

<a href="hw\_ila\_data"> - (Optional)</a> The hardware ILA data to write to the specified file. The hw\_ila\_data must be specified as an object, as returned by the <code>get\_hw\_ila\_data</code> or the <code>current\_hw\_ila\_data</code> commands. If no hw\_ila\_data object is specified, the current hw\_ila\_data is written to the specified file.

### Example

The following example uploads the data from the hw\_ila debug core into a hw\_ila\_data object, and then writes that data object to the specified ILA data file, overwriting an existing file if one exists:

```
write hw ila data -force design1 ila data [upload hw ila data hw ila 1]
```

This example triggers the hw\_ila, then writes the captured hw\_ila\_data to a CSV file:

```
run_hw_ila hw_ila_1
write_hw_ila_data -csv_file C:/Data/design1_ila_data [current_hw_ila_data]
```



- current\_hw\_ila
- current\_hw\_ila\_data
- get\_hw\_ilas
- get\_hw\_ila\_datas
- run\_hw\_ila
- upload\_hw\_ila\_data
- wait\_on\_hw\_ila



## write\_hw\_sio\_scan

Write scan data to a file.

#### **Syntax**

write\_hw\_sio\_scan [-force] [-quiet] [-verbose] <file> <hw\_sio\_scan>

#### Returns

Name of the output file

#### **Usage**

Name	Description
[-force]	Overwrite existing file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	hardware SIO_scan file name
<hw_sio_scan></hw_sio_scan>	hardware SIO scan data object

## **Categories**

Hardware

## **Description**

Write the populated hw\_sio\_scan object after run\_hw\_sio\_scan completes.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized Eye Scan hardware of Xilinx UltraScale devices or 7 Series FPGAs. The Vivado serial I/O analyzer feature lets you to create, run, and save link scans.

This command saves the scan to disk after completing the scan run. The format of the file is a CSV file of values observed while running the scan.

This command returns the filename of the file output, or returns an error if the command fails.

## **Arguments**

-force - (Optional) Overwrite the specified file if it already exists.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.



-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The filename of the scan file to write. The default suffix of .csv will be assigned to the scan file if a suffix is not specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

<a href="hw\_sio\_scan"> - (Required) Specify a hw\_sio\_scan object to write to disk. The hw\_sio\_scan must be specified as an object as returned by the get\_hw\_sio\_scans command.</a>

## **Example**

The following example writes the specified hw\_sio\_scan object to disk, over writing a file of the same name if one exists:

```
write_hw_sio_scan -force C:/Data/Vivado_Debug/LoopBack_1.csv \
[get_hw_sio_scans {SCAN_3}]
```

- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- get\_hw\_sio\_scans
- get\_hw\_sio\_sweeps
- run\_hw\_sio\_scan
- run\_hw\_sio\_sweep
- remove\_hw\_sio\_scan
- stop\_hw\_sio\_scan
- wait\_on\_hw\_sio\_scan
- write\_hw\_sio\_scan



## write\_hw\_sio\_sweep

Write sweep data to a directory.

#### **Syntax**

```
write_hw_sio_sweep [-force] [-quiet] [-verbose] <directory>
<hw sio sweep>
```

#### **Returns**

Name of the output directory

#### **Usage**

Name	Description
[-force]	Overwrite existing directory
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<directory></directory>	hardware SIO_sweep directory path
<hw_sio_sweep></hw_sio_sweep>	hardware SIO sweep data object

## **Categories**

Hardware

## **Description**

Write the populated hw\_sio\_sweep object after run\_hw\_sio\_sweep completes.

To analyze the margin of a given link, it is often helpful to run a scan of the link using the specialized features of Xilinx UltraScale devices or 7 Series FPGAs. It can also be helpful to run multiple scans on a the link with different configuration settings for the GTs. This can help you determine which settings are best for your design. The Vivado serial I/O analyzer feature enables you to define, run, and save link sweeps, or collections of link scans run across a range of values.

This command saves the specified link sweep object to disk after it has been populated by the run\_hw\_sio\_sweep command.

This command returns the name of the directory created, or returns an error if the command fails.

## **Arguments**

-force - (Optional) Overwrite the specified directory if it already exists.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<directory> - (Required) The name of a directory to write multiple scan files as a result of
the run hw sio sweep command.

<a href="hw\_sio\_sweep"> - (Required) Specify a hw\_sio\_sweep object to write to disk. The hw\_sio\_sweep must be specified as an object as returned by the get\_hw\_sio\_sweeps command.

#### **Example**

The following example writes the specified hw\_sio\_sweep object to disk:

write\_hw\_sio\_sweep sweep\_results [get\_hw\_sio\_sweeps {SWEEP\_1}]

- create\_hw\_sio\_scan
- create\_hw\_sio\_sweep
- current\_hw\_device
- get\_hw\_sio\_scans
- get\_hw\_sio\_sweeps
- remove\_hw\_sio\_sweep
- run\_hw\_sio\_sweep
- stop\_hw\_sio\_sweep
- wait\_on\_hw\_sio\_sweep
- write\_hw\_sio\_sweep



## write\_hw\_svf

Generate SVF file for current\_hw\_target.

#### **Syntax**

```
write hw svf [-force] [-quiet] [-verbose] <file name>
```

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-force]	overwrite svf file if it exists
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file_name></file_name>	SVF filename

## **Categories**

#### Hardware

#### Description

The Vivado hardware manager supports programming of hardware devices through the use of Serial Vector Format (SVF) files. SVF files are ASCII files that contain both programming instructions and configuration data. These files are used by ATE machines and embedded controllers to perform boundary-scan operations. The SVF file captures the JTAG commands needed to program the bitstream directly into a Xilinx device, or indirectly into a flash memory device. The SVF file can be written using the write\_hw\_svf command, or applied to an open hw\_target through the execute\_hw\_svf command. Refer to the Vivado Design Suite User Guide: Programming and Debugging (UG908) for more information.

The specific process for creating the hw\_svf file is:

- 1. Create an SVF target using create hw target.
- 2. Open the SVF target.
- 3. Create one or more devices on the SVF target using create hw device.
- 4. Program the devices using commands like program hw devices.
- 5. Write the SVF file of operation commands using write hw svf.



In programming the hw\_devices in Step 4 above, the SVF commands for the operations are cached to a temporary file. The write\_hw\_svf command saves the cache by giving it a file name and moving it to the specified file path.

**NOTE:** Because this command is essentially flushing the cached SVF commands, after you use the write\_hw\_svfcommand, the cache is cleared, and restarted to capture any new device commands.

This command returns a message indicating success, or returns an error if it fails.

#### **Arguments**

-force - (Optional) Overwrite an existing file of the same name.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file\_name> - Specifies the SVF file name to write. You should specify a suffix (.svf) for the file as one will not be automatically assigned.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example writes an SVF file to specified location:

```
program_hw_devices [lindex [get_hw_devices] 0]
write hw svf C:/Data/k7 design.svf
```

This example demonstrates the correct order of creating multiple devices on an SVF target. An SVF target is created and opened, then a Xilinx device, a user part, and a second Xilinx device are created on the current target. The bitstream properties are defined for the two Xilinx devices, the devices are programmed, and an SVF file is written:

```
open_hw
connect_hw_server
create_hw_target my_svf_target
open_hw_target
create_hw_device -part xc7k325t
create_hw_device -idcode 01234567 -irlength 8 -mask ffffffff -part userPart1
create_hw_device -part xcku9p
set_property PROGRAM.FILE {C:/Data/k7_design.bit} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Data/ku_design.bit} [lindex [get_hw_devices] 2]
program_hw_devices [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 2]
write hw svf C:/Data/myDesign.svf
```



The following example demonstrates creating a device on an SVF target, creating a configuration memory object (hw\_cfgmem) associated with that device, programming the device and configuration memory, and saving that command sequence to an SVF file:

```
create hw target my svf target
open hw target
set device [create hw device -part xc7k325t]
set_property PROGRAM.FILE {C:/Data/k7_design.bit} $device
create hw cfgmem -hw device $device -mem dev [lindex \
[get cfgmem parts {28f00am29ew-bpi-x16}] 0]
set cfgMem [current hw cfgmem]
set property PROGRAM.ADDRESS RANGE {use file} $cfgMem
set property PROGRAM.BLANK CHECK 0 $cfqMem
set property PROGRAM.BPI RS PINS {none} $cfgMem
set property PROGRAM.CFG PROGRAM 1 $cfgMem
set property PROGRAM.CHECKSUM 0 $cfgMem
set property PROGRAM. ERASE 1 $cfgMem
set property PROGRAM.UNUSED PIN TERMINATION {pull-none} $cfgMem
set property PROGRAM. VERIFY 1 $cfgMem
set property PROGRAM.FILES [list {C:/data/flash.mcs} ] $cfgMem
create hw bitstream -hw device $device [get property \
PROGRAM.HW CFGMEM BITFILE $device]
program hw devices $device
program hw cfgmem -hw cfgmem $cfgMem
write hw svf C:/Data/myDesign.svf
```

- · create hw bitstream
- create\_hw\_cfgmem
- create\_hw\_device
- create\_hw\_target
- execute\_hw\_svf
- get\_cfgmem\_parts
- open\_hw\_target
- program\_hw\_cfgmem
- program\_hw\_devices
- set\_property



# write\_hwdef

Writes hardware definition for use in the software development.

#### **Syntax**

write hwdef [-force] [-quiet] [-verbose] <file>

#### Returns

Success/failure status of applied action

#### **Usage**

Name	Description
[-force]	Overwrites the existing hardware definition file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Hardware definition file (Values: A filename with alphanumeric characters and .hwdef extention.)

#### **Categories**

#### **Project**

## **Description**

Writes a hardware definition (.hwdef) file for use in the software development tools (SDK).

The write\_hwdef command is intended to simplify the movement of designs from the Vivado Design Suite to software development in SDK. This command is run automatically by the Vivado Design Suite when generating the output products for a top-level design that includes a block design with an embedded processor like MicroBlaze, or Zynq-7000 All Programmable SoC. Block designs are created in the IP Integrator feature of the Vivado Design Suite with the create bd design command.

The write\_hwdef command is run after place\_design and creates a hardware container file with .hwdef extension. The container file includes device metadata and hardware design files.

The write hwdef command returns nothing if successful, or an error if the command fails.

#### **Arguments**

-force - (Optional) Overwrite and existing hardware definition file if one exists. If this option is not specified, then the Vivado Design Suite will not overwrite an existing file.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) Specify the name of the hardware definition file. The file can include the path and file extension. The default file extension of .hwdef is used if an extension is not specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Examples**

The following example creates the specified hardware definition file:

write hwdef -force C:/Data/ug940/lab1/zynq design.hdf

- create\_bd\_design
- launch\_sdk
- write\_sysdef



# write\_ibis

Write IBIS models for current floorplan.

#### **Syntax**

write\_ibis [-force] [-allmodels] [-nopin] [-truncate <arg>]
[-component\_name <arg>] [-ibs <arg>] [-pkg <arg>] [-quiet] [-verbose]
<file>

#### **Returns**

Name of the output file

## **Usage**

Name	Description
[-force]	Overwrite existing .ibs file
[-allmodels]	Include all available buffer models for this architecture. By default, only buffer models used by the floorplan are included.
[-nopin]	Disable inclusion of the per-pin modeling of the package (path from the die pad to the package pin). Package is reduced to a single RLC transmission line model applied to all pins and defined in the [Package] section. Default: This option is not set. IBISWriter includes per-pin modeling of the package as RLC matrices in the [Define Package Model] section if this data is available.
[-truncate]	Maximum length for a signal name in the output file. Names longer than this will be truncated. This property can be set to truncate signal name length to 20, 40, or 0 (unlimited). Default: Truncate signal name length to 40 characters in accordance with the IBIS version 4.2 specification. Default: 40
[-component_name]	Specify a new component name for use in multiple FPGA designs to replace the default.
[-ibs]	Specify an updated generic IBIS models file.
[-pkg]	Specify an updated per pin parasitic package data file.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Output file name. The .ibs extension is optional.

## **Categories**

**FileIO** 



#### **Description**

Writes the IBIS models for the target device in the current design. The netlist and implementation details from the design are combined with the per-pin parasitic package information to create a custom IBIS model for the design.

Because the write\_ibis command incorporates design information into the IBIS Model, you must have an RTL, Netlist, or Implemented Design open when running this command.

#### **Arguments**

- -force (Optional) Overwrite the IBIS file if it already exists.
- -allmodels (Optional) Export all buffer models for the target device. By default the tool will only write buffer models used by the design.
- -nopin (Optional) Disable per-pin modeling of the path from the die pad to the package pin. The IBIS model will include a single RLC transmission line model representation for all pins in the [Package] section. By default the file will include per-pin modeling of the package as RLC matrices in the [Define Package Model] section if this data is available.
- -truncate <arg> (Optional) The maximum length for a signal name in the output file. Names longer than this will be truncated. Valid values are 20, 40, or 0 (unlimited). By default the signal names are truncated to 40 characters in accordance with the IBIS version 4.2 specification.
- -component\_name <arg> (Optional) Specify a new component name to change the default value, which is the device family.
- -ibs <arg> (Optional) Specify an updated generic IBIS models file. This is used to override the IBIS models found in the tool installation under the parts directory. This argument is required for any parts that do not have generic models in the installation directory.
- -pkg <arg> (Optional) Specify an updated per pin parasitic package data file. This is used to override the parasitic package file found in the tool installation hierarchy under the parts directory. This argument is required for any parts that do not have generic models in the installation directory.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The filename of the IBIS file to write.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.



## **Examples**

The following example exports all buffer models for the target device, eliminates truncation of signal names, and specifies the file name and path to write:

write\_ibis -allmodels -truncate 0 C:/Data/FPGA\_Design/ibisOut.txt



# write\_inferred\_xdc

Write file with inferred xdc timing constraints.

#### **Syntax**

write\_inferred\_xdc [-force] [-all] [-append] [-async\_clocks]
[-clock\_groups] [-clocks] [-excl\_clocks] [-exceptions]
[-io\_constraints] [-merge\_existing\_constraints] [-name <arg>] [-quiet]
[-verbose] [<file>]

#### Returns

Nothing

#### **Usage**

Name	Description
[-force]	Overwrite existing file.
[-all]	Generate all constraints except missing clocks which are generated with the -clocks option
[-append]	Append the constraints to file, don't overwrite the constraints file
[-async_clocks]	Find asynchronous clock groups
[-clock_groups]	Find asynchronous and exclusive clock groups, equivalent to options -async_clocks -excl_clocks
[-clocks]	Find missing clock definitions
[-excl_clocks]	Find logically and physically exclusive clock groups
[-exceptions]	Find missing exceptions
[-io_constraints]	Find missing input and output delays
[-merge_existing_constraints]	Add existing user defined constraints to the generated constraints
[-name]	Start constraints wizard in a GUI panel with this name. Do other command options can be combined with -name.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file>]</file>	Filename to write constraints into

#### **Categories**

FileIO, Timing



#### **Description**

You can use the write\_inferred\_xdc to find constraints that should be defined in the open synthesized or implemented design. Write timing constraints that are automatically generated by the Vivado timing engine, rather than defined in an existing XDC file and added to the design.

Run write\_inferred\_xdc -clocks first to define suggested clock and generated clock constraints. The suggested clock constraints will be defined with a period of 1 ns. You can edit the recommended constraints to create clocks and generated clocks with the required clock period to meet the needs of your design.

You can add the edited constraints file into the design using read\_xdc, or add\_files, and update timing.

You may need to run the write\_inferred\_xdc command multiple times, using various options like -clock\_groups or -async\_clocks, to capture all inferred timing constraints from the fully clocked design. You can use an iterative process of writing and sourcing the inferred clocked constraints, and then writing and sourcing additional constraint files to capture all inferred constraints. See the example below for more information.

This command returns a transcript of the process when successful, or returns an error if it fails.

#### **Arguments**

- -force (Optional) Overwrite the specified output file if it already exists.
- -all (Optional) Write all XDC constraints for the current design, except missing clocks. The missing clocks can be separately obtained using the -clocks option.
- -append (Optional) Append the output of the command to the specified file rather than overwriting it.

**NOTE:** The -append option can only be used with the -file option.

- -async\_clocks (Optional) Find asynchronous clock groups that should be defined using the set clock groups -asynchronous constraint.
- -clock\_groups (Optional) Find asynchronous and exclusive clock groups, equivalent to specifying both the -async clocks and -excl clocks options in the same command.
- -clocks (Optional) Find missing clock and generated clock definitions that should be defined by the create\_clock and create\_generated\_clock constraints.



**TIP:** This is the default report generated by the write\_inferred\_xdc command when no other constraint options are specified.

- -excl\_clocks (Optional) Find physically and logically exclusive clock groups that should be defined using the set\_clock\_groups -physically\_exclusive constraint or the set\_clock\_groups -logically\_exclusive constraint.
- -exceptions (Optional) Find missing timing exceptions that should be defined by timing constraints such as set\_false\_path or set\_multicycle\_path that change the default assumptions for timing paths in the design.
- -io\_constraints <arg> (Optional) Find missing I/O constraints such as set input delay, and set output delay.



-merge\_existing\_constraints - (Optional) This option reports existing user-defined constraints matching the type of inferred constraints currently being reported by the write inferred xdc command.



**TIP:** The existing constraints are written to the specified file as comments so that the inferred constraints file can be read into the Vivado Design Suite using read\_xdc without conflicting with existing constraints.

-name <arg> - (Optional) Specifies the name of the results set to return the reported constraints to when running in the Vivado IDE.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The filename to write the inferred XDC constraints to. You should specify a file extension as part of the file name, as the write\_inferred\_xdc command will not provide one.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example writes the inferred clock constraints in the current design:

```
write inferred xdc -clocks C:/Data/design1 inferred clocks.xdc
```

The write\_inferred\_xdc command may need to be run multiple times to capture all the inferred constraints, as is shown in this example:

```
write_inferred_xdc -clocks clocks.xdc
source clocks,xdc
write_inferred_xdc -all all.xdc
source all.xdc
write_inferred_xdc -async_clocks async.xdc
source async.xdc
```



- create\_clock
- create\_generated\_clock
- report\_exceptions
- report\_timing
- set\_clock\_groups
- set\_false\_path
- set\_input\_delay
- set\_multicycle\_path
- set\_output\_delay
- write\_xdc



# write\_iphys\_opt\_tcl

Write iPhysOpt script.

#### **Syntax**

write iphys opt tcl [-place] [-quiet] [-verbose] [<output>]

#### Returns

Nothing

#### **Usage**

Name	Description
[-place]	write out placement information
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <output>]</output>	tcl file containing iPhysOpt script

## **Categories**

**Tools** 

## **Description**

Because physical optimization requires timing data that is only available after placement, the phys\_opt\_design command cannot be run prior to placement. However, the interactive physical optimization feature, or iphys\_opt\_design, lets you write out the physical optimizations performed on the post-placed design, and then apply those optimizations to the design netlist prior to placement. Refer to the Vivado Design Suite User Guide: Implementation (UG904) for more information on interactive physical optimization.

Interactive physical optimization can be used in two ways:

- Applying post-placement physical optimizations to the pre-placement netlist to improve the overall placement result and improve design performance.
- Saving the physical optimizations in a Tcl script to be repeated as needed.

The write\_iphys\_opt\_tcl command can only be run after placement, on a design that has had actual physical optimizations performed.



**TIP:** You can use the report\_phys\_opt command to report the physical optimizations that have been performed on the design.



The output is a Tcl script file with a sequence of <code>iphys\_opt\_design</code> commands listing the specific optimizations performed by the <code>phys\_opt\_design</code> command. The iphys\_opt Tcl script can be edited to change the specific optimizations performed. The Tcl script provides a history of the physical optimizations performed on the design after placement, marked by date and history.

This command returns nothing if successful, or returns an error if it fails.

#### **Arguments**

-place - (Optional) Write out placement data for optimized cells in the design, as well as the physical optimization Tcl commands. The default iphys\_opt Tcl script does not include the placement data.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<output> - (Required) The name of the interactive physical optimization Tcl file to write. You should specify the path, name, and extension for the file.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example writes the physical optimizations that have been performed in the current design to the specified Tcl script:

write iphys opt tcl C:/Data/myDesign physopt.tcl

- iphys\_opt\_design
- phys\_opt\_design
- read\_iphys\_opt\_tcl
- report\_phys\_opt



## write\_mem\_info

Write the Memory Map Info of the design to a .mmi file.

#### **Syntax**

write mem info [-force] [-quiet] [-verbose] <file>

#### Returns

The name of the .mmi file

#### **Usage**

Name	Description
[-force]	Overwrite existing mem info xml file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Design mem info file Values: A filename with alphanumeric characters and .mmi extension.

#### **Categories**

**FileIO** 

## **Description**

This command writes a memory information (MMI) file defining the BRAM placement and address ranges to create a memory map of the design.



**IMPORTANT:** write mem\_info requires an open implemented design so that the memory information includes the BRAM placement data, as well as the address ranges, required for proper programming.

The memory map information (MMI) file, written by the write\_mem\_info command, is a text file that describes how individual Block RAMs on the Xilinx device are grouped together to form a contiguous address space called an Address Block.

The mem info file (MMI) contains memory mapping information similar to the Block Memory Map (BMM) file, but in a format that can be read by the updatemem command to merge with a bitstream (BIT) file. The updatemem command uses the MMI file to identify the physical BRAM resource that maps to a specific address range. Refer to the *Vivado Design Suite User Guide:* Embedded Processor Hardware Design (UG898) for more information on running updatemem.

This command returns the name of the file created, or returns an error if it fails.



#### **Arguments**

-force - (Optional) Overwrite an existing memory info file if one exists. If this option is not specified, then the Vivado Design Suite will not overwrite an existing file.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) Specify the name of the memory info file to write. The file can include the path and file extension. The default file extension of .mmi is used if an extension is not specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Example**

The following example creates the memory mapping file from the open design:

write mem info C:/Data/design1.mmi

- · write bmm
- write sysdef



# write\_peripheral

Save peripheral component to the disk.

#### **Syntax**

write peripheral [-quiet] [-verbose] <peripheral>

#### Returns

**Nothing** 

#### **Usage**

Name	Description
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<pre><peripheral></peripheral></pre>	Peripheral object

#### **Categories**

Project, IPFlow, CreatePeripheral

## **Description**

Write the specified AXI peripheral object to disk in the form of the <code>component.xml</code> file. The peripheral is written to the repository location specified by the <code>create\_peripheral</code> command, under the name specified at creation.

#### **Arguments**

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<peripheral> - (Required) The peripheral object to write. The peripheral is created with the
create\_peripheral command, and should be captured in a Tcl variable to facilitate further
processing by this and other related commands. See the example below.



#### **Example**

This example creates a new AXI peripheral, with the VLNV attribute as specified, and captures the peripheral object in a Tcl variable for later processing, then adds AXI slave interfaces to the peripheral, and generates the output products for the peripheral, and writes the component.xml file to disk. The directory of the new peripheral is added to the IP\_REPO\_PATH property of the current fileset, and the IP catalog is updated to include the new peripheral:

- add\_peripheral\_interface
- create\_peripheral
- generate\_peripheral



# write\_project\_tcl

(User-written application).

#### **Syntax**

write\_project\_tcl [-paths\_relative\_to <arg>] [-target\_proj\_dir
<arg>] [-force] [-all\_properties] [-no\_copy\_sources] [-absolute\_path]
[-dump\_project\_info] [-quiet] [-verbose] <file>

#### **Returns**

True (0) if success, false (1) otherwise

#### **Usage**

Name	Description
[-paths_relative_to]	Override the reference directory variable for source file relative paths Default: Script output directory path
[-target_proj_dir]	Directory where the project needs to be restored Default: Current project directory path
[-force]	Overwrite existing tcl script file
[-all_properties]	Write all properties (default & non-default) for the project object(s)
[-no_copy_sources]	Do not import sources even if they were local in the original project Default: 1
[-absolute_path]	Make all file paths absolute wrt the original project directory
[-dump_project_info]	Write object values
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Name of the tcl script file to generate

## **Categories**

xilinxtclstore, projutils, user-written

## **Description**

Creates a Tcl script to recreate the current project.

The generated script will contain the Tcl commands for creating the project, setting the project type, creating filesets, adding/importing source files, defining runs and run properties.



This Tcl project script and the various design sources can be stored in a version control system for source file management and project archival.

#### **Arguments**

-target\_proj\_dir - (Optional) Specify the directory path where the project will be recreated. The tool will write the create\_project command with the directory path specified with this option.

-force - (Optional) Overwrite an existing project script file of the same name. If the script file already exists, the tool returns an error unless the -force argument is specified.

-all\_properties - (Optional) Write all properties (default and non-default) for the project. The tool will write set\_property commands for all the objects like project, filesets, files, runs etc.

**NOTE:** By default, if the -all\_properties switch is not specified, only non-default properties will be written to the script.

-no\_copy\_sources - (Optional) Do not import sources even if they are local to the original project. The tool will not import the files that were local in the original project into the new project.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) The name of the script file to be created by the write\_project\_tcl command. The tool will apply an extension of .tcl if a file extension is not supplied.

## **Examples**

The following example exports Tcl script named "recreate.tcl" for the current project:

```
write project tcl recreate.tcl
```

The following example exports a Tcl script named "recreate.tcl" for the current project in the "./script" directory and specifies the "/tmp/test" directory for the "create\_project" command. When the "recreate.tcl" script is run in the Vivado Tcl shell, the project will be re-created in "/tmp/test" directory:

```
write project tcl -target proj dir "/tmp/test" ./script/recreate.tcl
```

The following command exports Tcl script for the current project and writes all the properties, both default or non-default values:

```
write project tcl -all properties recreate.tcl
```



The following command exports Tcl script for the current project and adds files that are local in this project. The recreated project will reference these files:

```
write_project_tcl -no_copy_sources recreate.tcl
```

The following command exports "recreate.tcl" script for the current project in the current working directory, creates a new project in ./my\_test directory, prints the list of files in the new project, prints the current project settings and then closes the newly created project:

```
open_project ./test/test.xpr
write_project_tcl -force recreate.tcl
close_project
file mkdir my_test
cd my_test
source ../recreate.tcl
get_files -of_objects [get_filesets sources_1]
report_property [current_project]
close project
```

The following command creates a new project named bft\_test, adds files to the project, sets the fileset property, exports a tcl script named "bft.tcl" in the current working directory, creates a new project in "./my\_bft" directory, prints the list of files in the new project (test\_1.v and test\_2.v), prints the "verilog\_define" property value and then closes the newly created project:

```
create_project bft_test ./bft_test
add_files test_1.v
add_files test_2.v
set_property verilog_define {a=10} [get_filesets sources_1]
write_project_tcl -force bft.tcl
close_project
file mkdir my_bft
cd my_bft
source ../bft.tcl
get_files -of_objects [get_filesets sources_1]
get_property verilog_define [get_filesets sources_1]
close project
```

- add files
- archive\_project
- close\_project
- create\_project
- current\_project
- get\_files
- get\_property
- open\_project
- report\_property
- set\_property



# write\_schematic

Export schematic.

#### **Syntax**

write\_schematic [-force] [-format <arg>] [-orientation <arg>] [-scope
<arg>] [-name <arg>] [-quiet] [-verbose] <file>

#### **Returns**

Name of the output file

#### **Usage**

Name	Description
[-force]	Overwrite existing file
[-format]	Values: native or pdf. read_schematic can be used to view native format. Default: native
[-orientation]	Values: landscape or portrait
[-scope]	Values: current_page, visible or all Default: current_page
[-name]	Schematic window title
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Output file

## **Categories**

**FileIO** 

## **Description**

Output the currently opened, or specified Schematic window in the Vivado IDE to a file.

The file can be written as a native ASCII file that can be read back into the Vivado IDE using the read\_schematic command, or can be written as a PDF or SVG file for use outside of the Vivado Design Suite. This can be useful when documenting IP cores from the IP Packager flow, or from the Vivado IP Integrator.

#### **Arguments**

-force - (Optional) Overwrite the specified Schematic file if it already exists.



-format [ native | pdf | svg ] - (Optional) Write the output file in the specified format. The default file format is native to the Vivado Design Suite, that can be read back into the tool using the read\_schematic command. SVG is scalable vector graphics format. PDF is portable document format.

**NOTE:** The -format argument is case sensitive.

-orientation [ landscape | portrait ] - (Optional) Write the schematic in a vertical (portrait) or horizontal (landscape) orientation. The default is portrait.

-scope [ current\_page | visible | all ] - (Optional) Write the current page of the schematic, or the visible content displayed in the schematic window, or all of the schematic. The default is current page.

-name <arg> - (Optional) Specifies the name of the open Schematic window to write. Use this option to write the specified schematic window when more than one schematic window is opened.

**NOTE:** When multiple schematic windows are opened, the first opened window is written if -name is not specified.

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) The path and filename of the Schematic file to write. The path is optional, but if one is not provided the Schematic file will be written to the current working directory, or the directory from which the Vivado tool was launched.

## **Example**

The following example writes the specified Schematic window, displayed in the Vivado IDE, to a native format file that can later be read back into the Vivado Design Suite, overwriting the specified file if it already exists:

```
write schematic -name Schematic C:/Data/mySchematic.txt -force
```

The following example writes a PDF file with a horizontal view of the specified schematic window:

 $\label{lem:write_schematic} \begin{tabular}{ll} write\_schematic -format pdf -name "Schematic (2)" C:/Data/mySchematic.pdf \lambda -orientation landscape \\ \end{tabular}$ 

- read schematic
- write\_bd\_layout



# write\_sdf

Write\_sdf command generates flat sdf delay files for event simulation.

#### **Syntax**

```
write_sdf [-process_corner <arg>] [-cell <arg>] [-rename_top <arg>]
[-force] [-mode <arg>] [-quiet] [-verbose] <file>
```

#### **Returns**

Nothing

#### **Usage**

Name	Description
[-process_corner]	Specify process corner for which SDF delays are required; Values: slow, fast Default: slow
[-cell]	Root of the design to write, e.g. des.subblk.cpu Default: whole design
[-rename_top]	Replace name of top module with custom name e.g. netlist Default: new top module name
[-force]	Overwrite existing SDF file
[-mode]	Specify sta (Static Timing Analysis) or timesim (Timing Simulation) mode for SDF Default: timesim
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	File name

## **Categories**

FileIO, Simulation, Timing

#### **Description**

Writes the timing delays for cells in the design to a Standard Delay Format (SDF) file.

The output SDF file can be used by the write\_verilog command to create Verilog netlists for static timing analysis and timing simulation.



#### **Arguments**

-process\_corner [ fast | slow ] - (Optional) Write delays for a specified process corner. Delays are greater in the slow process corner than in the fast process corner. Valid values are 'slow' or 'fast'. By default, the SDF file is written for the slow process corner.

-cell <arg> - (Optional) Write the SDF file from a specific cell of the design hierarchy. The default is to create an SDF file for the whole design.

-rename top <arg> - (Optional) Rename the top module in the output SDF file as specified.

-force - (Optional) Forces the overwrite of an existing SDF file of the same name.

-mode [ timesim | sta ]- (Optional) Specifies the mode to use when writing the SDF file. Valid values are:

- timesim Output an SDF file to be used for timing simulation. This is the default setting.
- sta Output an SDF file to be used for static timing analysis (STA).

-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) The file name of the SDF file to write. The SDF file is referenced
in the Verilog netlist by the use of the -sdf\_anno and -sdf\_file arguments of the
write\_verilog command.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example writes an SDF file to the specified directory:

write sdf C:/Data/FPGA Design/designOut.sdf

#### See Also

write\_verilog



# write\_sysdef

Writes hardware definition for use in the software development.

#### **Syntax**

write\_sysdef [-force] [-hwdef <arg>] -bitfile <arg> [-meminfo <arg>]
[-quiet] [-verbose] <file>

#### **Returns**

Success/failure status of applied action

#### **Usage**

Name	Description
[-force]	Overwrites the existing hardware definition file
[-hwdef]	Input Hardware definition file
-bitfile	Bitstream file
[-meminfo]	BRAM file
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	System definition file (Values: A filename with alphanumeric characters and .sysdef extention.)

## **Categories**

#### Project

## **Description**

Writes a post-implementation hardware definition of the open design, including the generated bitstream, for use in the software development tools (SDK).

The write\_sysdef command, as well as the write\_hwdef command, is intended to simplify the movement of designs from the Vivado Design Suite to software development in SDK. Both of these commands are run automatically by the Vivado Design Suite when generating the output products for a top-level design that includes a block design with an embedded processor like MicroBlaze, or Zynq-7000 All Programmable SoC. Block designs are created in the IP Integrator feature of the Vivado Design Suite with the create bd design command.

The write\_hwdef command runs after place\_design, and the write\_sysdef command runs after write\_bitstream. The sysdef file includes all of the contents of the hardware definition file created by the write\_hwdef command, with the addition of the bitstream (.bit) file and the memory map information (.mmi).



The write sysdef command returns nothing if successful, or an error if the command fails.

#### **Arguments**

- -force (Optional) Overwrite and existing system definition file if one exists. If this option is not specified, then the Vivado Design Suite will not overwrite an existing file.
- -hwdef <arg> (Required) Specify the hardware definition file to include in the system definition file.
- -bitfile <arg> (Required) Specify the bitstream file to include in the system definition file.
- -meminfo <arg> (Optional) Specify the BRAM memory file to include in the system
  definition file. This file can be either the memory map information file (.mmi) written by the
  write\_mem\_info command, or the block memory map file created by write\_bmm.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.

<file> - (Required) Specify the name of the system definition file to write. The file can include the path and file extension. The default file extension of .sysdef is used if an extension is not specified.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

## **Examples**

The following example writes a system definition file from the specified hardware definition file, including the bitfile and the block memory map as specified:

```
write_sysdef -hwdef "C:/Data/ug940/lab1/zynq_design.hwdef" \
    -bitfile "C:/ug940/lab1/zynq_debug/zynq_debug.runs/impl_1/zynq_design.bit" \
    -meminfo "C:/ug940/lab1/zynq_debug/zynq_debug.runs/impl_1/zynq_design.mmi" \
    C:/Data/ug940/lab1/zynq_design.sysdef
```

- create\_bd\_design
- launch\_sdk
- place\_design
- write\_bitstream
- write\_bmm
- write\_hwdef
- write\_mem\_info



# write\_verilog

Export the current netlist in Verilog format.

#### **Syntax**

write\_verilog [-cell <arg>] [-mode <arg>] [-lib] [-port\_diff\_buffers]
[-write\_all\_overrides] [-keep\_vcc\_gnd] [-rename\_top <arg>]
[-sdf\_anno <arg>] [-sdf\_file <arg>] [-force] [-include\_xilinx\_libs]
[-logic\_function\_stripped] [-quiet] [-verbose] <file>

#### **Returns**

The name of the output file or directory

#### **Usage**

Name	Description
[-cell]	Root of the design to write, e.g. des.subblk.cpu Default: whole design
[-mode]	Values: design, pin_planning, synth_stub, sta, funcsim, timesim Default: design
[-lib]	Write each library into a separate file
[-port_diff_buffers]	Output differential buffers when writing in -port mode
[-write_all_overrides]	Write parameter overrides on Xilinx primitives even if the override value is the same as the default value
[-keep_vcc_gnd]	Don't replace VCC/GND instances by literal constants on load terminals. For simulation modes only.
[-rename_top]	Replace top module name with custom name e.g. netlist Default: new top module name
[-sdf_anno]	Specify if sdf_annotate system task statement is generated
[-sdf_file]	Full path to sdf file location Default: <file>.sdf</file>
[-force]	Overwrite existing file
[-include_xilinx_libs]	Include simulation models directly in netlist instead of linking to library
[-logic_function_stripped]	Convert INIT strings on LUTs & RAMBs to fixed values. Resulting netlist will not behave correctly.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Which file to write



#### **Categories**

FileIO, Simulation

#### **Description**

Write a Verilog netlist of the current design or from a specific cell of the design to the specified file or directory. The output is a IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input design files.

You can output a complete netlist of the design or specific cell, or output a port list for the design, or a Verilog netlist for simulation or static timing analysis.

#### **Arguments**

-cell <arg> - (Optional) Write the Verilog netlist from a specified cell or block level of the design hierarchy. The output Verilog file or files will only include information contained within the specified cell or module.

-mode <arg> - (Optional) The mode to use when writing the Verilog file. By default, the Verilog netlist is written for the whole design. Valid mode values are:

- design Output a Verilog netlist for the whole design. This acts as a snapshot of the design, including all post placement, implementation, and routing information in the netlist.
- pin\_planning Output only the I/O ports for the top-level of the design.
- synth\_stub Output the ports from the top-level of the design for use as a synthesis stub.
- sta Output a Verilog netlist to be used for static timing analysis (STA).
- funcsim Output a Verilog netlist to be used for functional simulation. The output netlist is not suitable for synthesis.
- timesim Output a Verilog netlist to be used for timing simulation. The output netlist is not suitable for synthesis.
- -lib (Optional) Create a separate Verilog file for each library used by the design.

**NOTE:** The -library option can only be used for simulation. Vivado synthesis will treat all Verilog files as being in the default work library.

-port\_diff\_buffers - (Optional) Add the differential pair buffers and internal wires associated with those buffers into the output ports list. This argument is only valid when -mode pin planning or -mode synth stub is specified.

-write\_all\_overrides [ true | false ] - (Optional) Write parameter overrides, in the design to the Verilog output even if the value of the parameter is the same as the defined primitive default value. If the option is false then parameter values which are equivalent to the primitive defaults are not output to the Verilog file. Setting this option to true will not change the result but makes the output Verilog more verbose.

-keep\_vcc\_gnd - (Optional) By default, when writing a nelist for simulation, or from an IP Integrator block design, the Vivado Design Suite replaces VCC and GND primitives, and the nets they drive, with literal constants on each of the loads on the net. The -keep\_vcc\_gnd option disables this default behavior and preserves the VCC or GND primitives.

-rename\_top <arg> - (Optional) Rename the top module in the output as specified. This option only works with -mode funcsim or -mode timesim to allow the Verilog netlist to plug into top-level simulation test benches.



- -sdf\_anno [ true | false ] (Optional) Add the \$sdf\_annotate statement to the Verilog netlist. Valid values are true (or 1) and false (or 0). This option only works with -mode timesim, and is set to false by default.
- -sdf\_file <arg> (Optional) The path and filename of the SDF file to use when writing the \$sdf\_annotate statement into the output Verilog file. When not specified, the SDF file is assumed to have the same name and path as the Verilog output specified by <file>, with a file extension of .sdf. The SDF file must be separately written to the specified file path and name using the write sdf command.
- -force (Optional) Overwrite the Verilog files if they already exists.
- -include\_xilinx\_libs (Optional) Write the simulation models directly in the output netlist file rather than pointing to the libraries by reference.
- -logic\_function\_stripped (Optional) Hides the INIT values for LUTs & RAMs by converting them to fixed values in order to create a netlist for debug purposes that will not behave properly in simulation or synthesis.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) The path and filename of the Verilog file to write. The path is optional, but if one is not provided the Verilog file will be written to the current working directory, or the directory from which the Vivado tool was launched.

## **Examples**

The following example writes a Verilog simulation netlist file for the whole design to the specified file and path:

```
write verilog C:/Data/my verilog.v
```

In the following example, because the -mode timesim and -sdf\_anno options are specified, the sdf\_annotate statement will be added to the Verilog netlist. However, since the -sdf\_file option is not specified, the SDF file is assumed to have the same name as the Verilog output file, with an .sdf file extension:

write\_verilog C:/Data/my\_verilog.net -mode timesim -sdf\_anno true

**NOTE:** The SDF filename written to the \$sdf annotate statement will be my verilog.sdf.

In the following example, the functional simulation mode is specified, the option to keep VCC and GND primitives in the output simulation netlist is enabled, and the output file is specified:

write verilog -mode funcsim -keep vcc gnd out.v

- write\_sdf
- write\_vhdl



# write\_vhdl

Export the current netlist in VHDL format.

#### **Syntax**

```
write_vhdl [-cell <arg>] [-mode <arg>] [-lib] [-port_diff_buffers]
[-write_all_overrides] [-keep_vcc_gnd] [-rename_top <arg>] [-arch_only]
[-force] [-include xilinx libs] [-quiet] [-verbose] <file>
```

#### Returns

The name of the output file or directory

#### **Usage**

Name	Description
[-cell]	Root of the design to write, e.g. des.subblk.cpu Default: whole design
[-mode]	Output mode. Valid values: funcsim, pin_planning, synth_stub Default: funcsim
[-lib]	Write each library into a separate file
[-port_diff_buffers]	Output differential buffers when writing in -port mode
[-write_all_overrides]	Write parameter overrides on Xilinx primitives even if the same as the default value
[-keep_vcc_gnd]	Don't replace VCC/GND instances by literal constants on load terminals. For simulation modes only.
[-rename_top]	Replace top module name with custom name e.g. netlist Default: new top module name
[-arch_only]	Write only the architecture, not the entity declaration for the top cell
[-force]	Overwrite existing file
[-include_xilinx_libs]	Include simulation models directly in netlist instead of linking to library
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<file></file>	Which file to write

## **Categories**

FileIO, Simulation



#### **Description**

Write a VHDL netlist of the current design or from a specific cell of the design to the specified file or directory.

The output of this command is a VHDL IEEE 1076.4 VITAL-2000 compliant VHDL file that contains netlist information obtained from the input design files. You can output a complete netlist of the design or specific cell, or output a port list for the design.

#### **Arguments**

-cell <arg> - (Optional) Write the VHDL netlist from a specified cell or block level of the design hierarchy. The output VHDL file or files will only include information contained within the specified cell or module.

-mode <arg> - (Optional) The mode to use when writing the VHDL file. By default, the simulation netlist is written for the whole design. Valid mode values are:

- funcsim Output the VHDL netlist to be used as a functional simulation model. The output netlist is not suitable for synthesis. This is the default setting.
- pin\_planning Output only the I/O ports in the entity declaration for the top module.
- synth\_stub Output the ports from the top-level of the design for use as a synthesis stub.
- -lib (Optional) Create a separate VHDL file for each library used by the design.

**NOTE:** This option is the opposite of, and replaces the <code>-nolib</code> option from prior releases. Previously the default behavior of <code>write\_vhdl</code> was to output a separate VHDL file for each library used in the design, unless <code>-nolib</code> was specified. Now you must specify the <code>-lib</code> option to output separate files for each library.

-port\_diff\_buffers - (Optional) Add the differential pair buffers and internal wires associated with those buffers into the output ports list. This argument is only valid when -mode pin planning or -mode synth stub is specified.

-write\_all\_overrides [ true | false ] - (Optional) Write parameter overrides in the design to the VHDL output even if the value of the parameter is the same as the defined primitive default value. If the option is false then parameter values which are equivalent to the primitive defaults are not output to the VHDL file. Setting this option to true will not change the result but makes the output netlist more verbose.

- -keep\_vcc\_gnd (Optional) By default, when writing a nelist for simulation, or from an IP Integrator block design, the Vivado Design Suite replaces VCC and GND primitives, and the nets they drive, with literal constants on each of the loads on the net. The -keep\_vcc\_gnd option disables this default behavior and preserves the VCC or GND primitives.
- -rename\_top <arg> (Optional) Rename the top module in the output as specified. This option only works with -mode funcsim to allow the VHDL netlist to plug into top-level simulation test benches.
- -arch\_only (Optional) Suppress the entity definition of the top module, and outputs the architecture only. This simplifies the use of the output VHDL netlist with a separate test bench.
- -force (Optional) Overwrite the VHDL files if they already exists.
- -include\_xilinx\_libs (Optional) Write the simulation models directly in the output netlist file rather than pointing to the libraries by reference.



-quiet - (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.

**NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.

-verbose - (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set\_msg\_config command.

<file> - (Required) The filename of the VHDL file to write. If the file name does not have
either a .vhd or .vhdl file extension then the name is assumed to be a directory, and the
VHDL file is named after the top module, and is output to the specified directory.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Examples**

The following example writes a VHDL simulation netlist file for the whole design to the specified file and path:

```
write vhdl C:/Data/bft top.vhd
```

In the following example the entity definition of the top-level module is not output to the VHDL netlist:

write vhdl C:/Data/vhdl arch only.vhd -arch only

#### See Also

write verilog



# write\_xdc

Writes constraints to a Xilinx Design Constraints (XDC) file. The default file extension for a XDC file is .xdc. .

#### **Syntax**

write\_xdc [-no\_fixed\_only] [-constraints <arg>] [-cell <arg>] [-sdc]
[-no\_tool\_comments] [-force] [-exclude\_timing] [-exclude\_physical]
[-add\_netlist\_placement] [-quiet] [-verbose] [<file>]

#### Returns

Nothing

#### **Usage**

Name	Description
[-no_fixed_only]	Export fixed and non-fixed placement (by default only fixed placement is exported)
[-constraints]	Include constraints that are flagged invalid Values: valid, invalid, all Default: valid
[-cell]	Export placement for this cell.
[-sdc]	Export all timing constriants in SDC compatible format.
[-no_tool_comments]	Don't write verbose tool generated comments to the xdc when translating from ucf.
[-force]	Overwrite existing file.
[-exclude_timing]	Don't export timing constraints.
[-exclude_physical]	Don't export physical constraints.
[-add_netlist_placement]	Export netlist placement constraints.
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
[ <file>]</file>	Output constraints to the specified XDC file.

## **Categories**

Timing, FileIO

## **Description**

Writes constraints to a Xilinx® Design Constraints file (XDC). The XDC can be exported from the top-level, which is the default, or from a specific hierarchical cell.



The write\_xdc command lets you write invalid XDC constraints so that you can quickly report constraints that have been ignored by the Vivado Design Suite due to a problem with the way the constraint is written or applied. This is useful for debugging constraint files applied in specific designs.

This command can be used to create an XDC file from a design with UCF files. All constraints from the active constraint fileset will be exported to the XDC, even if they come from multiple files.

**NOTE:** The write\_xdc command will not convert all UCF constraints into XDC format, and is not intended to automatically convert UCF based designs to XDC. Refer to the *Vivado Design Suite Migration Methodology Guide (UG911)* for more information on migrating UCF constraints to XDC.

#### **Arguments**

- -no\_fixed\_only (Optional) Export both fixed and unfixed placement LOCs to the constraint file being written. By default only the fixed LOCs will be written to the XDC file. Fixed LOCs are associated with user-assigned placements, while unfixed LOCs are associated with tool assigned placements.
- -constraints <arg> (Optional) Export constraints that are flagged valid, invalid, or all constraints (both valid and invalid). The default behavior is to export only valid constraints to the XDC file. Valid values are VALID, INVALID, or ALL.
- -cell <arg> (Optional) The name of a hierarchical cell in the current design to export the constraints from. The constraints will be written to the specified XDC file relative to the specified cell.
- **NOTE:** A design must be open when using this option.
- -sdc (Optional) Export only the timing constraints in a file format that is 100% SDC compatible from the current design. Does not export any other defined constraints.
- -no tool comments (Optional) Do not add tool generated comments into the XDC file.
- -force (Optional) Overwrite a file of the same name if one already exists.
- -exclude\_timing (Optional) Don't export timing constraints. This results in an XDC file that contains only physical constraints.
- -exclude\_physical (Optional) Don't export physical constraints. This results in an XDC file that contains only timing constraints.
- -add\_netlist\_placement (Optional) Include placement constraints that are defined in the netlist file as part of the written XDC file.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.
- **NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.
- -verbose (Optional) Temporarily override any message limits and return all messages from this command.
- **NOTE:** Message limits can be defined with the set msg config command.



<file> - (Required) The filename of the XDC file to write.

**NOTE:** If the path is not specified as part of the file name, the file will be written into the current working directory, or the directory from which the tool was launched.

#### **Examples**

The following example writes the valid and invalid constraints, including both fixed and unfixed cells, to the specified file:

```
write xdc -no fixed only -constraints all C:/Data/design.xdc
```

This example writes only the invalid constraints, including both fixed and unfixed cells, to the specified file:

```
write_xdc -constraints invalid C:/Data/bad_constraints.xdc
```

The following example writes the physical constraints only, including any placement constraints defined in any netlist source files:

write xdc -exclude timing -add netlist placement C:/Data/physical.xdc

#### See Also

read\_xdc



## xsim

Load a simulation snapshot for simulation and return a simulation object.

#### **Syntax**

```
xsim [-view <args>] [-autoloadwcfg] [-runall] [-R] [-maxdeltaid
<arg>] [-nolog] [-maxlogsize <arg>] [-onfinish <arg>] [-onerror
<arg>] [-tclbatch <args>] [-t <args>] [-testplusarg <args>] [-vcdfile
<arg>] [-vcdunit <arg>] [-wdb <arg>] [-tp] [-tl] [-nosignalhandlers]
[-ieeewarnings] [-stats] [-quiet] [-verbose] <snapshot>
```

#### Returns

Current simulation object

#### **Usage**

Name	Description
[-view]	Open a wave configuration file. This switch may be repeated to open multiple files.
[-autoloadwcfg]	For a WDB file named <name>.wdb, automatically open all WCFG files named <name>#.wcfg. Ignored if -view is present.</name></name>
[-runall]	Run simulation until completion, then quit (does 'run -all; exit')
[-R]	Run simulation until completion, then quit (does 'run -all; exit')
[-maxdeltaid]	Specify the maximum delta number. Will report error if it exceeds maximum simulation loops at the same time Default: 10000
[-nolog]	Ignored (for compatibility with xsim command-line tool)
[-maxlogsize]	Set the maximum size a log file can reach in MB. The default setting is unlimited Default: -1
[-onfinish]	Specify behavior at end of simulation: quit stop Default: stop
[-onerror]	Specify behavior upon simulation run-time error: quit stop Default: stop
[-tclbatch]	Specify the TCL file for batch mode execution
[-t]	Specify the TCL file for batch mode execution
[-testplusarg]	Specify plusargs to be used by \$test\$plusargs and \$value\$plusargs system functions
[-vcdfile]	Specify the vcd output file
[-vcdunit]	Specify the vcd output unit. Default is the same as the engine precision unit



Name	Description
[-wdb]	Specify the waveform database output file
[-tp]	Enable printing of hierarchical names of process being executed
[-tl]	Enable printing of file name and line number of statements being executed.
[-nosignalhandlers]	Run with no signal handlers to avoid conflict with security software
[-ieeewarnings]	Enable warnings from VHDL IEEE functions
[-stats]	Display memory and cpu stats upon exiting
[-quiet]	Ignore command errors
[-verbose]	Suspend message limits during command execution
<snapshot></snapshot>	The name of design snapshot or WDB file

#### **Categories**

Simulation

## Description

The xsim command loads a simulation snapshot to run a batch mode simulation, or to provide a GUI and/or Tcl-based interactive simulation environment. The snapshot must be generated using the xelab command.

## **Arguments**

-view <arg> - (Optional) Open a wave configuration file to store the waveform activity for the simulation. The Wave Config file contains just the list of wave objects (signals, dividers, groups, virtual buses) to display, and their display properties, plus markers. A wave configuration file is written in the current simulation with the save wave config command.

**NOTE:** This option may be repeated to open multiple Wave Config files.

- -autoloadwcfg (Optional) When loading a wave database (WDB) file named <name>.wdb, automatically open all associated wave config files WCFG named <name>#.wcfg. This option is ignored if -view is also specified.
- $-runall \mid -R$  (Optional) Run the simulation until no event is left in the event queue, a breakpoint or valid condition is encountered, or a run time exception occurs. Then quit the simulator. This is the equivalent of 'run -all; exit'.
- -maxdeltaid <arg> (Optional) Specify the maximum number of delta cycles as an integer greater than 0. The default value is 10000. The simulator will report an error if it exceeds the specified maximum number of simulation loops, or delta cycles, at simulation run time. Refer to the *Vivado Design Suite User Guide: Logic Simulation (UG900)* for more information on delta cycles.
- -nolog (Optional) This option is provided for compatibility with the command line XSIM utility, and is ignored when running in Tcl in the Vivado Design Suite.



- -maxlogsize <arg> (Optional) The maximum size for a simulation log file, specified as a value in MBytes. The default value of -1, means the log file has no size limit.
- -onfinish [ stop | quit ] (Optional) Specify the actions of the simulator upon finishing the simulation run. Valid values are stop the simulation, or quit the simulator. The default is stop.
- -onerror [ stop | quit ] (Optional) Specify the actions of the simulator upon encountering an error. Valid values are stop the simulation, or quit the simulator. The default is stop.
- -tclbatch | -t (Optional) Specify a TCL script file to run the simulator in batch mode.
- -testplusarg <args> (Optional) Specify plusargs to be used by  $\pm \pm plusargs$  and  $\mu = plusargs$  system functions. These arguments are visually distinguished from other simulator arguments by starting with the plus ('+') character.
- -vcdfile <arg> (Optional) Specify a Value Change Dump (VCD) file to capture simulation output.
- -vcdunit <arg> (Optional) Specify the time unit for the VCD output. The default unit is the same as the simulation engine precision.
- -wdb <arg> (Optional) Specify the simulation waveform database (WDB) file. When the simulation completes, the simulation is written to a static simulator database file. The file can be opened for later review by the open\_wave\_database command.
- -tp (Optional) Print the hierarchical names of process being executed to the standard output.
- -tl (Optional) Print the file name and line number of statements being executed to the standard output.
- -nosignalhandlers (Optional) Disables the installation of OS-level signal handlers in the simulation. With the signal handlers disabled, OS-level fatal errors could crash the simulation abruptly with little indication of the nature of the failure.



**IMPORTANT:** Use this option only if your security software prevents the simulator from running successfully.

- -ieeewarnings (Optional) Enable warnings generated by the use of VHDL IEEE functions. Use this option to enable warnings that are disabled by default since these warnings can generally be ignored.
- -stats (Optional) Display statistics related to memory and CPU usage upon exiting the simulator.
- -quiet (Optional) Execute the command quietly, returning no messages from the command. The command also returns TCL\_OK regardless of any errors encountered during execution.
- **NOTE:** Any errors encountered on the command-line, while launching the command, will be returned. Only errors occurring inside the command will be trapped.
- -verbose (Optional) Temporarily override any message limits and return all messages from this command.

**NOTE:** Message limits can be defined with the set msg config command.



<snapshot> - (Required) The name of the simulation snapshot to be executed, or WDB file to
be opened for viewing. The snapshot must have been previously compiled by xelab. The
WDB file must have been previously saved using the -wdb option of the xsim command.

## **Examples**

The following example launches xsim on the specified simulation snapshot:

xsim C:/Data/project xsim/project xsim.sim/sim 1/behav/testbench behav

#### See Also

launch\_simulation





# Additional Resources

## **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

https://www.xilinx.com/support

#### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

## **Training Resources**

Xilinx provides a variety of training courses and QuickTake videos to help you learn more about the concepts presented in this document. Use these links to explore related training resources:

- Essential Tcl Scripting for the Vivado Design Suite
- Essentials of FPGA Design
- Vivado Design Suite Static Timing Analysis and Xilinx Design Constraints
- Advanced Tools and Techniques of the Vivado Design Suite

## References

Vivado Design Suite Documentation

## Tcl Developer Xchange

Tcl reference material is available on the Internet. Xilinx recommends the Tcl Developer Xchange, which maintains the open source code base for Tcl, and is located at:

http://www.tcl.tk



An introductory tutorial is available at:

http://www.tcl.tk/man/tcl8.5/tutorial/tcltutorial.html

#### **About SDC**

Synopsys Design Constraints (SDC) is an accepted industry standard for communicating design intent to tools, particularly for timing analysis. A reference copy of the SDC specification is available from Synopsys by registering for the TAP-in program at:

http://www.synopsys.com/Community/Interoperability/Pages/TapinSDC.aspx

# Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.



© Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.