M. MOSFET

Symbol Names: NMOS, NMOS3, PMOS, PMOS3There are two fundamentally different types of MOSFETS in LTspice, monolithic MOSFETs and a new vertical double diffused power MOSFET model.

Monolithic MOSFET:

Syntax: Mxxx Nd Ng Ns Nb <model> [m=<value>] [L=<len>]
+ [W=<width>] [AD=<area>] [AS=<area>]
+ [PD=<perim>] [PS=<perim>] [NRD=<value>]
+ [NRS=<value>] [off] [IC=<Vds, Vgs, Vbs>]
+ [temp=<T>]

M1 Nd Ng Ns 0 MyMOSFET
.model MyMOSFET NMOS(KP=.001)

M1 Nd Ng Ns Nb MypMOSFET
.model MypMOSFET PMOS(KP=.001)

Vertical double diffused power MOSFET:

Syntax: Mxxx Nd Ng Ns <model> [L=<len>] [W=<width>]
+ [M=<area>] [m=<value>] [off]
+ [IC=<Vds, Vgs, Vbs>] [temp=<T>]

Example:

M1 Nd Ng Ns Si4410DY
.model Si4410DY VDMOS(Rd=3m Rs=3m Vto=2.6 Kp=60
+ Cgdmax=1.9n Cgdmin=50p Cgs=3.1n Cjo=1n
+ Is=5.5p Rb=5.7m)

The MOSFET's model card specifies which type is intended. The model card keywords NMOS and PMOS specify a monolithic N- or P- channel MOSFET transistor. The model card keyword VDMOS specifies a vertical double diffused power MOSFET.

Monolithic MOSFETS are four terminal devices. Nd, Ng, NS, and Nb are the drain, gate, source, and bulk; i.e., substrate; nodes. L and W are the channel length and width, in meters. AD and AS are the areas of the drain and source diffusions, in square meters. Note that the suffix u specifies μm and p square μm. If any of L, W, AD, or AS are not specified, default values are used. PD and PS are the perimeters of the drain and source junctions, in meters. NRD and NRS designate the equivalent number of squares of the drain and source diffusions; these values multiply the sheet resistance RSH specified on the .MODEL control line. PD and PS default to zero while NRD and NRS to one. OFF indicates an initial condition on the device for DC analysis. The initial condition specification using IC=VDS, VGS, VBS is for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point. The optional TEMP value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line. The temperature specification is ONLY valid for level 1, 2, 3, and 6 MOSFETs, not for level 4, 5 or 8 BSIM devices.

LTspice contains seven different types of monolithic MOSFET's and one type of vertical double diffused Power MOSFET.

There are seven monolithic MOSFET device models. The model parameter LEVEL specifies the model to be used. The default level is one.

level   model

------------------------------------------------------

 1   Shichman-Hodges

 2   MOS2(see A. Vladimirescu and S. Liu, The Simulation of MOS Integrated Circuits Using SPICE2, ERL Memo No. M80/7, Electronics Research Laboratory University of California, Berkeley, October 1980)

 3   MOS3, a semi-empirical model(see reference for level 2)

 4   BSIM (see B. J. Sheu, D. L. Scharfetter, and P. K. Ko, SPICE2 Implementation of BSIM. ERL Memo No. ERL M85/42, Electronics Research Laboratory University of California, Berkeley, May 1985)

 5   BSIM2 (see Min-Chie Jeng, Design and Modeling of Deep-Submicrometer MOSFETs ERL Memo Nos. ERL M90/90, Electronics Research Laboratory University of California, Berkeley, October 1990)

 6   MOS6 (see T. Sakurai and A. R. Newton, A Simple MOSFET Model for Circuit Analysis and its application to CMOS gate delay analysis and series-connected MOSFET Structure, ERL Memo No. ERL M90/19, Electronics Research Laboratory, University of California, Berkeley, March 1990)

 8   BSIM3v3.3.0 from University of California, Berkeley as of July 29, 2005

 9   BSIMSOI3.2 (Silicon on insulator) from the BSIM Research Group of the University of California, Berkeley, February 2004.

12   EKV 2.6 based on code from Ecole Polytechnique Federale de Lausanne. See http://legwww.epfl.ch/ekv and "The EPFL-EKV MOSFET Model Equations for Simulation, Version 2.6", M. Bucher, C. Lallement, F. Theodoloz, C. Enz, F. Krummenacher, EPFL-DE-LEG, June 1997.

14   BSIM4.6.1 from the University of California, Berkeley BSIM Research Group, May 18, 2007.

73   HiSIMHV version 1.2 from the Hiroshima University and STARC.

The DC characteristics of the level 1 through level 3 MOSFETs are defined by the device parameters VTO, KP, LAMBDA, PHI and GAMMA. These parameters are computed if the process parameters(NSUB, TOX,...) are given, but user-specified values always override. VTO is positive (negative) for enhancement mode and negative (positive) for depletion mode N-channel (P-channel) devices. Charge storage is modeled by three constant capacitors, CGSO, CGDO, and CGBO which represent overlap capacitances, by the non-linear thin-oxide capacitance which is distributed among the gate, source, drain, and bulk regions, and by the nonlinear depletion-layer capacitances for both substrate junctions divided into bottom and periphery, which vary as the MJ and MJSW power of junction voltage respectively, and are determined by the parameters CBD, CBS, CJ, CJSW, MJ, MJSW and PB. Channel capacitance is implemented as a Yang-Chatterjee charge-based model in all aspects of simulation but legacy Meyer capacitances are reported in the SPICE log file. The thin-oxide charge-storage effects are treated slightly different for the Level=1 model. These voltage dependent capacitances are included only if Tox is specified.

There is some overlap among the parameters describing the junctions, e.g., the reverse current can be specified either through Is[Amp] or through Js[Amp/m/m]. Whereas the first is an absolute value the second is multiplied by Ad and As to give the reverse current of the drain and source junctions respectively. The same idea applies also to the zero-bias junction capacitances CBD and CBS[Farad] on one hand, and CJ[Farad/m/m] on the other. The parasitic drain and source series resistance can be expressed as either RD and RS[Ohms] or RSH[Ohms/square], the latter being multiplied by the number of squares NRD and NRS input on the device line.

MOSFET level 1, 2, and 3 parameters:

NameDescriptionUnitsDefaultExample
VtoZero-bias threshold voltageV01.0
KpTransconductance parameterA/V22e-53e-5
GammaBulk threshold parameter0.0.37
PhiSurface inversion potentialV0.60.65
LambdaChannel-length modulation (level 1 and 2)1/V0.0.02
wdLateral diffusion width reductionm0.0.5u
RdDrain ohmic resistanceΩ0.1.
RsSource ohmic resistanceΩ0.1.
RgGate ohmic resistanceΩ0.1.
RbBulk ohmic resistanceΩ0.1.
RdsDrain-Source shunt resistanceΩ0.1Meg
CbdZero-bias B-D junction capacitanceF0.20f
CbsZero-bias B-S junction capacitanceF0.20f
IsBulk junction saturation currentA1e-141e-15
NBulk diode emission coefficient-1. 
PbBulk junction potentialV0.80.87
ttBulk junction transit times01n
CgsoGate-source overlap capacitance per meter channel widthF/m0.4e-11
CgdoGate-drain overlap capacitance per meter channel widthF/m0.4e-11
CgboGate-bulk overlap capacitance per meter channel widthF/m0.2e-10
RshDrain and source diffusion sheet resistanceΩ0.10.
CjZero-bias bulk junction bottom capacitance per square meter of junction areaF/m20.2e-4
MjBulk junction bottom grading coefficient-0.50.5
CjswZero-bias bulk junction sidewall capacitance per meter of junction perimeterF/m0.1p
MjswBulk junction sidewall grading coefficient-.50 level 1
.33 level 2,3
JsBulk junction saturation current per square-meter of junction areaA/m20.1u
JsswBulk junction saturation current per meter of sidewallA/m0.1n
ToxOxide thicknessm1e-71e-7
NsubSubstrate doping1/cm30.4e15
NssSurface state density1/cm20.1e+10
NfsFast surface state (levels 2 & 3)1/cm20.1e+10
XdDepletion layer width (level 3)m0.100n
TPGType of gate material:
 +1 opp. to substrate
 -1 same as substrate
  0 Al gate
-1 
XjMetallurgical junction depth (levels 2 & 3)m0.
LdLateral diffusionm0.0.8μ
UoSurface mobilitycm2/V/s600700
UcritCritical field for mobility degradation (level 2)V/cm1e41e4
UexpCritical field exponent in mobility degradation (level 2)-0.0.1
UtraTransverse field coefficient (level 2)-0.0.3
VmaxMaximum carrier drift velocity (levels 2 & 3)m/s0.5e4
NeffTotal channel-charge exponent (level 2)-1.5.
KfFlicker noise coefficient-0.1e-26
AfFlicker noise exponent-1.1.2
NlevNoise equation selector-01
GdsnoiShot noise coefficient for nlev=3-1.2.
FcCoefficient for forward-bias depletion capacitance formula-0.5 
DeltaWidth effect on threshold voltage (levels 2 & 3)-0.1.
ThetaMobility modulation (level 3)-0.0.1
EtaStatic feedback (level 3)-0.1.
KappaSaturation field (level 3) 0.20.5
TnomParameter measurement temperature°C2750
LDefault lengthmdefl20u
WDefault widthmdefw20u
AdDefault drain aream2defad200p
AsDefault source aream2defas

200p
PdDefault drain perimeterm0.20u
PsDefault source perimeterm0.20u
NrdDefault drain squares-0.1
NrsDefault source squares-0.1
NrgDefault gate squares-0.1
NrbDefault bulk squares-0.1
LminBin length lower limitm0.10u
LmaxBin length upper limitm0.20u
WminBin width lower limitm0.10u
WmaxBin width upper limitm0.20u

The discrete vertical double diffused MOSFET transistor(VDMOS) popularly used in board level switch mode power supplies has behavior that is qualitatively different than the above monolithic MOSFET models. In particular, (i) the body diode of a VDMOS transistor is connected differently to the external terminals than the substrate diode of a monolithic MOSFET and (ii) the gate-drain capacitance(Cgd) non-linearity cannot be modeled with the simple graded capacitances of monolithic MOSFET models. In a VDMOS transistor, Cgd abruptly changes about zero gate-drain voltage(Vgd). When Vgd is negative, Cgd is physically based a capacitor with the gate as one electrode and the drain on the back of the die as the other electrode. This capacitance is fairly low due to the thickness of the non-conducting die. But when Vgd is positive, the die is conducting and Cgd is physically based on a capacitor with the thickness of the gate oxide.

Traditionally, elaborate subcircuits have been used to duplicate the behavior of a power MOSFET. A new intrinsic spice device was written that encapsulates this behavior in the interest of compute speed, reliability of convergence, and simplicity of writing models. The DC model is the same as a level 1 monolithic MOSFET except that the length and width default to one so that transconductance can be directly specified without scaling. The AC model is as follows. The gate-source capacitance is taken as constant. This was empirically found to be a good approximation for power MOSFETS if the gate-source voltage is not driven negative. The gate-drain capacitance follows the following empirically found form:

For positive Vgd, Cgd varies as the hyperbolic tangent of Vgd. For negative Vdg, Cgd varies as the arc tangent of Vgd. The model parameters a, Cgdmax, and Cgdmax parameterize the gate drain capacitance. The source-drain capacitance is supplied by the graded capacitance of a body diode connected across the source drain electrodes, outside of the source and drain resistances.

NameDescriptionUnitsDefaultExample
VtoThreshold voltageV01.0
KpTransconductance parameterA/V21..5
PhiSurface inversion potentialV0.60.65
LambdaChannel-length modulation1/V0.0.02
mtriodeConductance multiplier in triode region(allows independent fit of triode and saturation regions-1.2.
subthresCurrent(per volt Vds) to switch from square law to exponential subthreshold conductionA/V0.1n
BVVds breakdown voltageVInfin.40
IBVCurrent at Vds=BVA100pA1u
NBVVds breakdown emission coefficient-1.10
RdDrain ohmic resistanceΩ0.1.
RsSource ohmic resistanceΩ0.1.
RgGate ohmic resistanceΩ0.2.
RdsDrain-source shunt resistanceΩInfin.10Meg
RbBody diode ohmic resistanceΩ0..5
CjoZero-bias body diode junction capacitanceF0.1n
CgsGate-source capacitanceF0.500p
CgdminMinimum non-linear G-D capacitanceF0.300p
CgdmaxMaximum non-linear G-D capacitanceF0.1000p
ANon-linear Cgd capacitance parameter-1..5
IsBody diode saturation currentA1e-141e-15
NBulk diode emission coefficient-1. 
VjBody diode junction potentialV1.0.87
MBody diode grading coefficient-0.50.5
FcBody diode coefficient for forward-bias depletion capacitance formula-0.5 
onewayBehavioral modeling flag to indicate current can only flow in one direction in the channel---
ttBody diode transit timesec0.10n
EgBody diode activation energy for temperature effect on IseV1.11 
XtiBody diode saturation current temperature exponent-3. 
LLength scaling-1. 
WWidth scaling-1. 
KfFlicker noise coefficient-0. 
AfFlicker noise exponent-1. 
nchan[*]N-channel VDMOS-(true)-
pchan[*]P-channel VDMOS-(false)-
TnomParameter measurement temperature°C2750
LminBin length lower limitm0.10u
LmaxBin length upper limitm0.20u
WminBin width lower limitm0.1
WmaxBin width upper limitm0.10

*]The model name VDMOS is used both for a N-channel and P-channel device. The polarity defaults to N-channel. To specify P-channel, flag the model with the keyword "pchan", e.g., ".model xyz VDMOS(Kp = 3 pchan)" defines a P-channel transistor.

It is possible to annotate a model with a voltage rating and nominal performance. This information is displayed in the schematic capture GUI to assist in selecting a device but does not impact the electrical behavior in simulation. The following parameters may be specified.

NameDescriptionUnits
VdsDrain-source voltage ratingV
RonNominal on resistanceΩ
QgNominal gate charge required to get to RonC
mfgName of manufacturer-