A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration

Sunghyuk Lee, Member, IEEE, Anantha P. Chandrakasan, Fellow, IEEE, and Hae-Seung Lee, Fellow, IEEE

Abstract—This paper presents a time-interleaved (TI) SAR ADC which enables background timing skew calibration without a separate timing reference channel and enhances the conversion speed of each SAR channel. The proposed ADC incorporates a flash ADC operating at the full sampling rate of the TI ADC. The flash ADC output is multiplexed to resolve MSBs of the SAR channels. Because the full-speed flash ADC does not suffer from timing skew errors, the flash ADC output is also used as a timing reference to estimate the timing skew of the TI SAR ADCs. A prototype ADC is designed and fabricated in a 65 nm CMOS process. After background timing skew calibration, 51.4 dB SNDR, 59.1 dB SFDR, and ± 1.0 LSB INL/DNL are achieved at 1 GS/s with a Nyquist rate input signal. The power consumption is 18.9 mW from a 1.0 V supply, which corresponds to 62.3 fJ/step FoM.

Index Terms—ADC, analog-to-digital converter, background timing skew calibration, SAR ADC, subrange SAR ADC, successive approximation register ADC, time-interleaved ADC, timing skew calibration, timing skew.

I. INTRODUCTION

LTHOUGH device scaling has helped to increase the conversion rate of single-channel medium-to-high resolution ADCs, the improvement is still insufficient to meet the requirements of recent high-speed applications, such as high-speed digital oscilloscopes, optical communications, direct sampling receivers, and digitally equalized data links [1]-[4]. A time-interleaved (TI) ADC architecture can increase the effective conversion rate of an ADC by multiplexing several ADCs in parallel. The effective conversion rate of a TI ADC (f_s) can be expressed as $f_s = f_c \times N$, where f_c and N are the conversion rate of each channel and the number of the interleaved channels, respectively. The power efficiency is another benefit of TI ADCs. Generally, power consumption of an ADC grows much faster than proportional to the conversion rate of the ADC. However, in the time-interleaved structure, the effective conversion rate can be increased by N times at the cost of only N times power consumption plus the power increase in the clock distribution.

Ideally, the resolution of TI ADCs is the same as the resolution of the ADC in each channel. However, in reality, mismatches between the channels, such as offset mismatches, gain

Digital Object Identifier 10.1109/JSSC.2014.2362851

mismatches, and timing skews, introduce additional errors in TI ADCs and degrade the accuracy of the analog-to-digital conversion [5]. The error from offset mismatches is almost independent of input signal and does not change. The error from gain mismatches increase with input amplitude, but does not change with input frequency. One the other hand, timing skew causes errors that increase both input amplitude and input frequency [26]. Thus, for high-speed TI ADCs with a Nyquist-rate input signal, the timing skew can be a dominant error source.

Generally, timing skew calibrations are processed in two steps: timing skew measurement (or estimation) and error correction. Timing skew can be measured with a predetermined input signal such as a linear ramp [6] or a sine wave with known frequency [7]. This makes the measurement relatively easy and accurate. However, to apply such a specific input signal, the normal ADC operation must be interrupted for the calibration. Thus, these calibration techniques are limited to applications where ADCs are allowed a specific calibration period for a foreground calibration. Timing skew can also be measured with arbitrary inputs, which allows for background calibration. A correlation-based algorithm was developed in [8] to measure the timing skew in the background. It uses a dedicated timing reference ADC channel which does not suffer from timing skew as a reference for the time-interleaved channels. Reference [9] uses two additional ADC channels for a direct measurement of the timing skew error. One of them works as a timing reference for the TI channels and the other one is used to measure the derivative of the input signal. Both [8] and [9] present a new and robust algorithm, but the additional channels required for the calibration add power and area overhead. Another recent study in [10] demonstrated a background timing skew calibration without separate timing reference. However, this technique cannot support input signals close to or above Nyquist rate because the derivative of the input signal must be estimated from the input samples.

Once timing skew error is measured, the correction of timing skew error can be done in either the digital domain or the analog domain. Digital interpolation filters [6], fractional delay filters [11], and Taylor series approximations [12] are examples of digital filters for skew calibration. The cost in power consumption and area of the digital calibration block can be high, even in modern CMOS technology. In [2]–[4], programmable delay blocks are placed at the sampling clock to compensate the timing skew. This is the more practical and frequently used solution. However, the programmable delay blocks need to be designed carefully because the delay circuits tend to increase the noise and jitter of the clock signal.

Manuscript received April 24, 2014; revised August 12, 2014 and September 22, 2014; accepted September 24, 2014. Date of publication October 27, 2014; date of current version November 20, 2014. This paper was approved by Guest Editor Lucien J. Breems.

The authors are with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.



Fig. 1. Block diagram of the proposed TI SAR ADC.

This paper proposes a TI SAR ADC which allows a background timing skew calibration without a separate timing reference channel. The outline of this paper is as follows. Section II provides a block diagram of the chip and transistor level implementations of the prototype IC. A description of the proposed timing skew calibration and the behavioral simulation results are the subject of Section III, and in Section IV, the measured results are presented. Finally, conclusions are drawn in Section V.

II. CIRCUIT IMPLEMENTATION

A. Block Diagram

Fig. 1 shows the block diagram of the time-interleaved SAR ADC and the timing waveform. The time-interleaved ADC is composed of a clock generator, a flash ADC, eight time-interleaved SAR ADCs, and digital circuits for bit combining and multiplexing. The flash ADC resolves MSBs (4 bit) at the full speed (ϕ) of the time-interleaved ADC and the flash ADC output is used as a coarse estimation of the SAR conversion [13]. Because it does not suffer from timing skew, the flash ADC output is also used as a timing reference. The SAR ADCs resolve LSBs (7 bit) at the divided clock speed ($\phi_1 \sim \phi_8$) including 1 bit redundancy. The computation for timing skew estimation is performed off-chip. The timing skew estimator controls the programmable delay circuit in the sampling clock path to correct the timing skew error. The basic principle of the proposed background timing skew calibration is to align the sampling clock of SAR ADCs ($\phi_{\rm X}$) to the sampling clock of the flash ADC (ϕ). This calibration is explained in more detail with examples in Section III.

The resolution of the flash ADC in this work was chosen for a few practical reasons. The flash ADC resolution affects the calibration time. With higher resolution, flash ADC outputs provide more accurate timing information with lower quantization error. Thus, timing skew information can be extracted with fewer samples, as will be explained in Section III. However, the resolution of the flash ADC affects overall power consumption of the ADC. Power consumption of the flash ADC increases exponentially with its resolution. Although higher resolution flash ADC reduces the number of successive approximation cycles and the power consumption of the SAR ADC, the savings are marginal. With these consideration and behavioral simulation results, 4 bit flash resolution is chosen, and the remaining 7 bits including 1 bit redundancy are allocated in the SAR conversion.

One disadvantage of the proposed ADC structure is the increased input capacitance from two simultaneous active sampling paths. In this prototype, input capacitance of the flash ADC increases total input capacitance by 45%. However, the overhead can be mitigated by reducing unit capacitor size in the flash ADC since the noise requirement of the flash ADC is greatly relaxed by the over-range correction in the SAR ADC.

B. Clock Generation

Fig. 2 shows the block diagram of clock generation for the prototype. A low-voltage differential signal (LVDS) clock with 800 mV_{pp,diff} amplitude is provided externally and converted to a single-ended signal on-chip [14]. A global delay block shown in Fig. 2 corrects the average mismatch between the flash clock (ϕ) and the SAR clocks ($\phi_1 \sim \phi_8$). Since they are located before the clock divider, the global delay block affects all SAR clocks equally and does not change the timing skew among SAR clocks. A clock divider, implemented with a chain of eight D-flip flops, is used to generate the divided clocks for the interleaved SAR channels ($\phi_1 \sim \phi_8$) in Fig. 1. To minimize the systematic mismatches in the clock path, an H-tree structure is used to route clocks. The local delay block shown in Fig. 2 adjusts the timing of divided SAR clocks ($\phi_1 \sim \phi_8$) separately to correct the timing skew among the SAR ADCs.



Fig. 2. Block diagram of clock generation.



Fig. 3. Schematic of programmable delay block.

The schematic of the programmable delay block is shown in Fig. 3. It is composed of four inverters with different sizes. Two capacitor banks with switches are placed between the inverters to control the delay. Each capacitor bank has seven minimum-size MOS-capacitors which are controlled by a 3 bit binary code. Capacitors at the output of a small inverter control the coarse delay and capacitors at the output of a large inverter control the fine delay. The programmable delay block can increase clock jitter with a large capacitor load for a large delay. In the prototype, inverters for clock buffer are sized to achieve lower than 0.2 ps rms at the largest delay setting. The last two inverters are added to recover the sharpness of the transition edge. The coarse delay and fine delay are designed to have 2 ps and 0.8 ps delay steps, respectively. Timing skew correction range is approximately ± 10 ps which is determined based on the published works [2] and [3] and previous design experience in the same technology. With 0.8 ps fine calibration step, the residual timing skews after calibration are less than ± 0.4 ps with 0.23 ps RMS value. The targeted clock jitter and timing skews allows higher than 58 dB SNDR at Nyquist rate input for 10 bit 1 GS/s ADC.

C. Flash ADC

Fig. 4 shows the implementation of the flash ADC with the timing waveform. It is a 4 bit flash ADC with a capacitive DAC. Each comparator samples the input signal with a bottom plate switch on two capacitors with different sizes, which are then switched to the reference voltages $V_{\rm REFP}$ and $V_{\rm REFN}$ [15]. When the reference voltages settle, comparators are enabled. Although a single-ended version is shown for simplicity, a differential structure is implemented.

The bootstrap switches [16] are used for input tracking to minimize the variation of the on-resistance over a wide range of input voltages. The two sampling capacitors are sized to generate DAC voltages which are the thresholds of the flash ADC. A dynamic latch is used for the comparators in the flash ADC. Thanks to the redundancy between the flash and SAR ADCs, the offset requirements of the flash comparators are relaxed to the correction range which is $\pm 0.5 \text{ LSB}_{\text{FLASH}}$ ($\pm 32 \text{ LSB}_{\text{SAR}}$). The relaxed offset requirements can be met simply by proper sizing of the comparator, instead of having an offset cancellation circuit for each comparator.

The sampling flash ADC described in this section has several advantages over the conventional non-sampling flash ADC which compares the input directly with a reference voltage [15]. First, a rail-to-rail input range is enabled. Because most nonsampling flash comparators have limited common-mode range, a rail-to-rail input signal cannot be utilized. Second, it allows a true fully differential implementation. Although non-sampling flash comparators with two differential input pairs is topologically fully differential, when input or reference voltages are large, one of the differential pairs dominates resulting in effectively single-ended comparison. This causes errors when common-mode level is not stabilized and suffers from lower PSRR. Also, the lack of resistor ladders in the sampling flash comparator makes this flash ADC more power efficient. Finally, because it is a scaled version of a SAR ADC, the SAR and flash sampling instances are closely matched. This is especially important in this work, because the sampling clocks of SAR ADCs must be aligned as closely to the sampling clock of the flash ADC as possible to minimize the timing skew correction range.

D. SAR ADCs

Fig. 5 shows a 10 bit SAR ADC composed of 1024 unit capacitors, one comparator, and SAR logic. MSB DACs have 14 unary weighted capacitors each with a size of 64 and are controlled by the flash ADC output. LSB DACs are composed of binary weighted capacitors (size of 1 to 64) and controlled by a SAR logic block. One bit redundancy between the flash ADC and the SAR ADCs is added to correct the error from the flash ADC and to extract the timing skew information. A programmable delay block is placed in the sampling clock path



Fig. 4. Implementation of the 4 bit flash ADC (a single-ended version is shown for simplicity).



Fig. 5. Implementation of the 10 bit SAR ADC (a single-ended version is shown for simplicity).

to correct the timing skew. For the same reason as in the flash ADC, bootstrap switches are used for the input tracking, and NMOS or PMOS switches are used for the bottom plate sampling and the reference switches. To match bandwidth between the flash and SAR, bootstrap input tracking switches, sampling capacitors, and bottom plate sampling switches are scaled with the same ratio. The output of each channel ($D_{CHANNEL}$) is the weighted sum of the flash ADC output (D_{FLASH}) and the lower output bits of the SAR conversion (D_{LSAR}), $D_{CHANNEL} = 64 * D_{FLASH} + D_{LSAR}$. To avoid a high-frequency clock and to increase the SAR conversion speed, asynchronous SAR logic is implemented [17] with programmable delays.

When selecting a capacitor size, there are two main factors to consider: thermal (kT/C) noise and matching accuracy. The kT/C noise limits the minimum size of total capacitance to 100 fF on each side for a 10 bit ADC with $2V_{diff,pp}$ input amplitude. This leads to a 0.1 fF unit capacitor for a 10 bit ADC, which is too small for 10 bit matching. According to published work using custom designed unit capacitors [18]-[21], 1 fF unit capacitors are a good compromise for 10 bit accuracy. The custom designed 1 fF unit capacitor used in the work is shown in Fig. 6. It is a combination of MIM and MOM structures [18], [22]. M3 and M5 are the two plates for the MIM structure. The insulating layer is the regular intermetal dielectric. The benefit of capacitor arrays with the MIM structure is that both the top and bottom plates form a large plane which shields top plate routing from bottom plate routing. Any parasitic capacitor between the top plate routing and bottom plate routing is added to unit capacitor. Thus, if the parasitic capacitor from routing is not equal to all unit capacitors, it causes a systematic capacitor



Fig. 6. Custom-designed unit capacitor.

mismatch. When a small unit capacitor is used, this benefit becomes more important, because parasitic capacitor from routing can be a significant portion of unit capacitor.

However, the density of MIM capacitance without special dielectric layer is too low. To increase the density of the capacitor, interdigitated MOM structures are added in M4 and connected to M3 and M5. In the capacitor array, M5 is used as a bottom plate that is connected to the comparator input for smaller parasitic capacitance.

A dynamic latch with an offset control, shown in Fig. 7, is used for the SAR ADC comparator. An offset calibration block, which is a capacitor bank with switches, is added at both outputs of the comparator [23]. The offset calibration block has 31 switches and 31 capacitors controlled by the binary weighted 5 bit configuration bits. Although explicit capacitors are shown in Fig. 7, the parasitic capacitance of switches is used to control the offset finely. The parasitic unit capacitor is about 0.2 fF, and each unit capacitor adjusts comparator offset



Fig. 7. Schematic of the SAR ADC comparator with offset calibration.

about 0.2 mV. Small capacitors also minimize the power and speed penalty caused by the additional loading from offset calibration block [24]. From simulation results, the calibration block increase comparator power consumption less than 8%. The input NMOS pair of the comparators is sized to have the comparator offset below the calibration range. The noise of the comparator is controlled by properly sizing the NMOS strobe switch at the bottom of the comparator [25].

III. BACKGROUND TIMING SKEW ESTIMATION

A conceptual ADC operation is shown in Fig. 8 to explain the proposed background timing skew estimation. The input signal and sampling clocks of the flash ADC (ϕ) and the SAR ADC (ϕ_X) are shown on the left. Reference voltages of the flash ADC which are equivalent to the MSB DAC level of the SAR ADC are shown in the middle. The LSB DAC level of the SAR ADC is shown on the right.

In the top of Fig. 8, the input signal is sampled by the flash ADC (ϕ) and the SAR ADC (ϕ_X) simultaneously. Thus, assuming the flash ADC is accurate, they sample the same input signal and coarse estimation from the flash ADC is accurate. In this example, the flash ADC output is 12. Although the flash ADC confines the SAR searching range between 32 and 96, due to the redundancy, the SAR search covers a wider range than necessary. The SAR conversion output (D_{LSAR}) nominally falls between 32 and 96. However, when ϕ and ϕ_X are not aligned as shown in the bottom of Fig. 8, the flash ADC and the SAR ADC sample different values of the input signal and the coarse estimation from the flash ADC will be inaccurate. However, due to the redundancy, the SAR finds the accurate final value. In this case, the SAR conversion output (D_{LSAR}), 18 in this example, goes beyond the nominal range.

The effect of the timing skew can be summarized from the histogram of $D_{\rm LSAR}$. Fig. 9 shows an example of the $D_{\rm LSAR}$ histogram with and without the timing skew error. In this ideal case, $D_{\rm LSAR}$ is confined in the nominal range and the density is uniform. However, with a timing skew, some of the $D_{\rm LSAR}$ codes at the edge spills over to cover the inaccurate estimation from the flash ADC and this increases the variance of the $D_{\rm LSAR}$



Fig. 8. Conceptual diagram of the ADC operation. Top: ideal case without timing skew. Bottom: realistic case with timing skew.

histogram. Thus, timing skew can be estimated from the variance of D_{LSAR} . To verify the idea, behavioral simulations are performed and plotted in Fig. 10. In this simulation, two single input signals with different frequencies and two tone signals are applied. 128 K (2¹⁷) data values are used to calculate each variance value on the plot. As expected, VAR(D_{LSAR}) is minimized when the timing skew is zero, regardless of the input frequency and the number of tones.

The proposed variation based timing skew estimation can also be explained mathematically as follows. Assuming the



Fig. 9. Examples of the $D_{\rm LSAR}$ histogram (a) without timing skew and (b) with timing skew.



Fig. 10. Behavioral simulation result: Timing skew vs. $VAR(D_{LSAR})$.

error due to the timing skew is small and covered by the redundancy in the SAR ADC, the channel output, $D_{CHANNEL}$, is completely determined by the sampled value of the SAR ADC. Then, the digital output of the flash ADC and the digital output of each channel can be written as

$$D_{FLASH,i}[n] = v_{IN}(nT) + Q_{FLASH,i}[n]$$
(1)

$$D_{CHANNEL,i}[n] = v_{IN}(nT + \Delta t_i) + Q_{CHANNEL,i}[n] \quad (2)$$

where $D_{FLASH,i}[n]$ and $Q_{FLASH,i}[n]$ are the digital output of the flash ADC resolved for the *i*th channel and the quantization noise of $D_{FLASH,i}[n]$ respectively, $D_{CHANNEL,i}[n]$ and $Q_{CHANNEL,i}[n]$ the digital output and the quantization noise of *i*th channel respectively, and Δt_i the timing skew between the flash ADC and *i*th SAR ADC channel. From these equations, the variance of the $D_{LSAR,i}$ can be expressed as

$$VAR [D_{LSAR,i}[n]] = VAR [D_{CHANNEL,i}[n] - D_{FLASH,i}[n]]$$

$$(3)$$

$$= E \left[\left(v_{IN}(nT + \Delta t_i) - v_{IN}(nT) \right)^2 \right]$$

$$+ Q_{CHANNEL,i,rms}^2 + Q_{FLASH,i,rms}^2$$

$$(4)$$



Fig. 11. Behavioral simulation result with comparator offsets in the flash ADC.

where $Q_{CHANNEL,i,rms}^2$ and $Q_{FLASH,i,rms}^2$ are the quantization noise power of the *i*th channel ADC and the quantization noise power of the flash ADC output for the *i*th channel respectively. Equation (4) shows that VAR[D_{LSAR,i}[n]] is a function of Δt_i and it is minimized when Δt_i is zero. Equation (4) also indicates that minimizing VAR[D_{LSAR,i}[n]] is equivalent to finding a least-mean-square (LMS) error approximation between the two sampled signals: $v_{IN}(nT)$ and $v_{IN}(nT + \Delta t_i)$.

It is important to point out that the propose calibration does not detect timing skew (Δt_i) directly, but measures the power of the error cause by timing skew $(E[(v_{IN}(nT + \Delta t_i) - v_{IN}(nT))^2])$. Thus, for the same accuracy of variance measurement, the accuracy of timing skew can be different for different input signal. For a band-limited input signal, the error from a given timing skew is proportional to the derivative of input signal. Thus, the calibration result with lower derivative may have larger residual timing skew but the same power of skew tones.

In the previous explanation, an ideal flash ADC is assumed. However, it is important to consider nonidealities of the flash ADC, such as offset and noise of the flash comparators. First, the comparator offsets in the flash ADC have a negligible impact to the timing skew estimation. It is true that the comparator offsets in the flash ADC provide inaccurate coarse estimation to the SAR ADCs and increase the range of D_{LSAR} . However, since the polarity and amplitude of the comparator offsets do not change, they can be distinguished from timing skew errors easily. The behavioral simulation result, plotted in Fig. 11, shows that the comparator offsets in the flash ADC shift the VAR(D_{LSAR}) curve upward, but do not change the fact that VAR(D_{LSAR}) is minimized when the timing skew is zero. In this simulation, comparator offsets with two different rms values are tested with a ~450 MHz, -2 dB_{FS} input signal.

The noise of the comparators in the flash ADC has different impacts on the $D_{\rm LSAR}$ histogram. Because the polarity and the amplitude of the comparator noise vary randomly, it is difficult to distinguish the error caused by the comparator noise in the flash ADC from the error caused by timing skew with one sample. However, if the histogram and variance of the $D_{\rm LSAR}$ are calculated from a sufficiently large number of samples, the effect of the comparator noise can be controlled statistically and distinguished from the effect of timing skew. In other words,



Fig. 12. Behavioral simulation result with comparator noise in the flash ADC.

although the variance of D_{LSAR} is increased due to the comparator noise, the amount of increase is nearly the same for every $VAR(D_{LSAR})$ calculation with sufficient samples. It is because the noise power of the comparators is constant. To demonstrate this, the effects of the comparator noise are simulated with behavioral models. The comparator noise with two different RMS values is tested with a ${\sim}450$ MHz, $-2~dB_{\rm FS}$ input signal. As before, 128 K (2^{17}) samples are used to calculate each variance value on the plot. Fig. 12 shows that the noise of the comparators in the flash ADC adds noisy patterns, which degrades the sensitivity of the timing skew calibration. However, by using more samples for the variance calculation, the impact of the flash comparator noise can be reduced. The maximum comparator noise that can be controlled statistically is limited by the redundancy range between the flash and SAR conversion $(\pm 32 \text{ LSB in this prototype})$. Because the noise of comparator is stored in the redundancy range of D_{LSAR}, comparator noise larger than the redundancy range is clipped and distorted in D_{LSAR}. In this case, the effect of comparator noise cannot be controlled statistically.

The noise of the comparators in the SAR ADCs also affects the histogram of D_{LSAR} and sensitivity of the calibration. Since the noise power of the SAR comparator is typically significantly lower than that of the flash ADC comparators and usually kept well below 1 LSB, it typically has a negligible impact. The behavioral simulation result shown in Fig. 13 confirms it. Although only the effects of the flash and SAR comparator noise are explained above, other noise sources, such as reference voltage noise and thermal noise of sampling capacitors have the same effect on the variance.

Fig. 14 shows an example of block level implementation of the timing skew calibration. Assuming random input signal, variance can be simplified as $VAR(D_{LSAR}) = E[D_{LSAR}^2] = 1/Nsample \times \Sigma\{k^2 \times histogram(D_{LASR} == k)\}$ over all k. For this prototype case, 128 counters are required to generate histogram of D_{LSAR} . These counters operate at the speed of single channel clock, 125 MHz for this prototype. Another counter is needed to count the total number of samples. Once the total number of samples reaches to a certain value, counters for D_{LSAR} histogram hold their values and the variance is calculated. Because k^2 calculation is repetitive for each variance calculation, it can be replaced by a memory or



Fig. 13. Behavioral simulation result with comparator noise in SAR ADC.



Fig. 14. Block level implementation of timing skew calibration.

lookup table. Note that, during the most of the calibration time, only counters are active to generate histogram which can be implemented with low power consumption.

The proposed timing skew calibration has a few limitations. First, the input signal must be busy or active and have sufficient amplitude coverage, so that the input signal crosses at least one of the reference voltages of the flash ADC. This is because the proposed methods detect the difference of the sampled input signal between the two independent ADCs. Second, the input frequency should not be an integer multiple of fc, where fc is the conversion rate of each channel. Although this is a pathological case, if the input frequency is an integer multiple of fc, each channel samples the same signal repetitively which lead to zero variance of D_{LSAR} . Finally, because the proposed methods rely on statistics of the input signal, input characteristic should be maintained during the timing skew calibration. For example, if the input signal is busy, but appears more frequently where D_{LSAR} is close to the edges of nominal range, 32 and 96 in the prototype for example, $VAR(D_{LSAR})$ can increase without timing skew. A detection circuit that qualifies the input waveform based on the flash ADC and SAR outputs can be used to perform calibration only when the input signal meets the qualification for the activity and amplitude coverage.

IV. EXPERIMENTAL RESULTS

A prototype ADC is fabricated in 65 m CMOS process. To minimize the effects of package parasitics, the chip is bonded to the test board directly. The LVDS output signals of the ADC are captured by a logic analyzer directly without decimation.

Fig. 15 shows the measured spectrum with a low-frequency (11 MHz) input signal. The spectrum of a single channel result is shown on the left and the spectrum of the time-interleaved result



Fig. 15. Measured spectrum before calibration: single channel result (left) and time-interleaved result (right) with a low frequency input signal at 11 MHz.



Fig. 16. Measured spectrum before calibration: single channel result (left) and time-interleaved result (right) with a Nyquist rate input signal at 479 MHz.

is plotted on the right. A typical single channel achieves 53.9 dB SNDR and 70.2 dB SFDR. The SNDR in the time-interleaved result shows 52.7 dB SNDR and 63.4 B SFDR. Considering that the input frequency is very low, the errors from the timing skew are negligible. The 1.2 dB SNDR degradation in the TI result is due to the gain and offset mismatches between the channels. For single channel result at low frequency input, the effect of offset, timing skew, gain mismatch, and clock jitter are not dominant error sources. From the fact that SNDR is not limited by lower harmonics but noise, crosstalk through shared reference voltage between channels is believed as a liming factor of single channel SNDR.

Fig. 16 shows the measured spectrum with an input signal close to the Nyquist rate (479 MHz). A typical single-channel result shows only a slight degradation in SNDR compared with the low-frequency test. This means that clock jitter does not limit the performance. Although the SNDR of a single channel is maintained above 53 dB, the time-interleaved spectrum suffers from large tones caused by timing skews between channels. As a result, SNDR and SFDR are limited to 42.5 dB and 46.6 dB respectively without calibration. Estimated timing skew from the skew tone power is about 2.7 ps rms.

Next, the timing skew calibration method described in Section III is performed. Fig. 17 shows the VAR(D_{LSAR}) against the coarse delay control codes of the SAR sampling clocks. Here, 128 K data values are used to calculate each



Fig. 17. Measured variance of D_{LSAR} against coarse delay control code of SAR ADC sampling clock (top) with the examples of the D_{LSAR} histogram for channel 1 (bottom).



Fig. 18. Measured spectrum after background timing skew calibration: (a) single-channel result and (b) time-interleaved result with a Nyquist rate input signal at 479 MHz.

variance. All channels show a smooth curve with one minimum. Each channel chooses the coarse delay control code which corresponds to minimum $VAR(D_{LSAR})$. The same process is repeated for the fine delay control code to complete the calibration. To demonstrate the possibility of background calibration and to avoid possible errors from a deterministic input signal, the calibration is performed over four different input frequencies and two different input amplitudes, and the differences are found to be insignificant.

Fig. 18 shows the measured spectrum after timing skew calibration. A typical single channel result is the same as before calibration. However, the error tones in the time-interleaved result are significantly reduced by the calibration. SNDR and SFDR are improved to 51.4 and 60.0 dB, respectively. Estimated clock jitter from SNR degradation at Nyquist rate input



Fig. 19. Measured INL/DNL of the ADC.



Fig. 20. Measured SNDR/SNR/HD2/HD3 versus input frequency of TI channels.



Fig. 21. Measured SNDR/SNR/HD2/HD3 versus input frequency of a single channel.

frequency compared to SNR with very low frequency input is about 0.3 ps rms. Timing skew is estimated from the residual skew tone power after calibration which is about 0.55 ps rms, which is slightly worse than the calibration resolution of 0.4 ps, believed to be due to the relatively low sensitivity and structured noise in variance versus skew characteristic.



Fig. 22. Measured SNDR versus input frequency from three different chips.



Fig. 23. Die photograph of the time-interleaved SAR ADC.

The power consumption of this prototype is 18.9 mW (clock 3.34 mW, flash ADC 5.04 mW, SAR ADCs 9.18 mW, reference 1.35 mW), which corresponds to 62.3 fJ/step FoM. 1 V reference voltage is provided from an external source. The power consumption of the digital circuits for background timing skew estimation is not included. Because timing skew does not change frequently, the calibration is not required to run continuously all the time. It may be initiated only when the chip is powered on and when temperature or voltage fluctuation is detected. Then, the power consumption of the calibration circuit is insignificant and can be ignored. The INL/DNL plots are shown in Fig. 19.

To highlight the effectiveness of the timing skew calibration, SNDR/SNR/HD2/HD3 versus input frequency is plotted in Fig. 20 (TI channels) and in Fig. 21 (one channel). It clearly shows that SNDR drop at high input frequency is recovered by background calibration. It is also notable that SNDR plot has a

	This work	ISSCC 2013	VLSI 2013	VLSI 2012 Stepapovic	VLSI 2012	ISSCC 2011 Mulder
		nong	Cillang	Stepanovic	Sanoo	withden
Architecture	TI SAR	TISAR	PIPE	TI SAR	PIPE	TI PIPE
Technology	65nm	45nm	65nm	65nm	65nm	40nm
Supply Voltage (V)	1.0	1.2	1.0	1.2	1.2	1.0/2.5
Sampling rate (GS/s)	1.0	0.9	0.8	2.8	1.0	0.8
Resolution (bit)	10	9	10	11	10	12
SNDR @ Nyquist (dB)	51.4	51.2	52.2	48.2	52.4	59.0
Power (mW)	18.9	10.8	19.0	44.6	32.9	105
FoM (fJ/step)	62.3	40.5	71.4	75.8	96.6	180.2

TABLE I Performance Summary and Comparison Table

repetitive pattern over input frequency in both before and after calibration, which exists in single channel result as well. This suggests that it is a problem of single channel, not a problem caused by TI structure. The SNDR waviness is believed to be caused mainly by data-dependent disturbances on the external input network. Neither the SAR nor the flash sampling capacitors are cleared of previous charge before sampling. Thus, the charge corresponding to the previous sample of each channel disturbs the input network. The disturbance is minimum when the input frequency coincides with the channel sampling rate. In this case, each channel sees the same input voltage in consecutive samples, thus the sampling capacitors already have correct charge before sampling, minimizing the disturbance on the input network. Conversely, when the input frequency is at the Nyquist rate of each channel, the consecutive samples of each channel undergoes the maximum change, thus introducing the largest disturbance on the input network. One possible solution to mitigate this data-dependent input network disturbances is adding a reset phase to clear the charge in the previous sample. This reset phase does not eliminate disturbance on the input network, but makes disturbance constant and data-independent. The variation of HD2/HD3 between the channels is believed to be caused by data-dependent power supply noise whose manifestation is different between channels due to different power supply routing and physical locations on the die.

The measurement results of three different chips are plotted in Fig. 22. Before calibration, the SNDR is spread widely and limited by the timing skew for all three chips at high input frequencies. After calibration, the three chips provide similar performance with 1.2 dB SNDR variation at the Nyquist input rate.

The die photograph of the prototype ADC is shown in Fig. 23. The active area of the ADCs is highlighted and occupies 0.78 mm^2 . The unused area of the chip is filled with decoupling capacitors.

Table I summarizes the performance with a comparison to previously published work with fs > 0.8 GS/s, SNDR > 45 dB, and FoM < 180 fJ/step [26]. This work compares favorably with published work.

V. CONCLUSION

This paper describes a time-interleaved SAR ADC with background timing skew calibration. A full-speed flash ADC shared among eight SAR ADC channels provides MSBs to SAR ADCs in one cycle which enhances the conversion speed and saves power consumption of the SAR ADCs. The flash ADC is also used as a reference of timing skew calibration which allows background calibration. A prototype ADC is fabricated in 65 nm CMOS process and achieved 51.4 dB SNDR at 1 GS/s with 18.9 mW, which is comparable to the state-of-the-art. The corresponding FoM of 62.3 fJ/step is the best result among GHz, 10 bit range ADCs in similar technology.

ACKNOWLEDGMENT

The authors would like to thank MIT Center for Integrated Circuits and Systems (CICS) and Samsung Fellowship for their support for this work and TSMC for chip fabrication through the TSMC University Shuttle Program.

REFERENCES

- K. Poulton et al., "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 μm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2003, pp. 318–319.
- [2] Y. Greshishchev et al., "A 40 GS/s 6b ADC in 65 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 390–391.
- [3] K. Doris et al., "A 480 mW 2.6 GS/s 10b 65 nm CMOS time-interleaved ADC with 48.5 dB SNDR up to Nyquist," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2011, pp. 180–181.
- [4] M. Harwood *et al.*, "A 12.5 Gb/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2007, pp. 436–437.
- [5] N. Kurosawa *et al.*, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 3, pp. 261–271, Mar. 2001.
- [6] H. Jin and E. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 7, pp. 603–613, Jul. 2000.
- [7] J. Chu and H. S. Lee, "A 450 MS/s 10-bit time-interleaved zero-crossing based ADC," in *IEEE Custom Integr. Circuits Conf.*, 2011, pp. 1–4.
- [8] M. El-Chammas and B. Murmann, "A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 838–847, Apr. 2011.

- [9] D. Stepanovic and B. Nikolic, "A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 971–982, Apr. 2013.
- [10] N. Le Dortz *et al.*, "A 1.62 GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70 dBFS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2014, pp. 386–388.
- [11] T. Laakso et al., "Splitting the unit delay [FIR/all pass filters design]," IEEE Signal Process. Mag., vol. 13, no. 1, pp. 30–60, Jan. 1996.
- [12] V. Divi and G. W. Wornell, "Blind calibration of timing skew in timeinterleaved analog-to-digital converters," *IEEE J. Sel. Topics Signal Process.*, vol. 3, no. 3, pp. 509–522, Jun. 2009.
- [13] B. Sung et al., "A 6 bit 2 GS/s flash-assisted time-interleaved (FATI) SAR ADC with background offset calibration," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2013, pp. 281–284.
- [14] A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/sper-pin operation in 0.35 μm CMOS," *IEEE J. Solid-State Circuits*, vol. 36, no. 4, pp. 706–711, Apr. 2001.
- [15] S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 22, no. 6, pp. 954–961, Dec. 1987.
- [16] M. Dessouky and A. Kaiser, "Very low-voltage digital-audio deltasigma modulator with 88-dB dynamic range using local switch bootstrapping," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 349–355, Mar. 2001.
- [17] S.-W. Chen and R. Brodersen, "A 6b 600 MS/s 5.3 mW asynchronous ADC in 0.13 μm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2006, pp. 2350–2359.
- [18] C.-C. Liu et al., "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 731–740, Apr. 2010.
- [19] Y.-Z. Lin *et al.*, "A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2010, pp. 243–244.
- [20] P. Harpe et al., "A 26 uW 8 bit 10 MS/s asynchronous SAR ADC for low energy radios," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1585–1595, Jul. 2011.
- [21] V. Tripathi and B. Murmann, "Mismatch characterization of small metal fringe capacitors," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sept. 2013, pp. 1–4.
- [22] G.-Y. Huang et al., "A 10b 200 MS/s 0.82 mW SAR ADC in 40 nm CMOS," in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2013, pp. 289–292.
- [23] J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2007, pp. 246–247.
- [24] G. Van der Plas, S. Decoutere, and S. Donnay, "A 0.16 pJ/conversionstep 2.5 mW 1.25 GS/s 4b ADC in a 90 nm digital CMOS process," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2006, p. 2310.
- [25] P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
- [26] B. Murmann, "ADC Performance Survey 1997–2013," [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html



Sunghyuk Lee (M'14) received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2005, and the S.M. and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2010 and 2014, respectively.

From 2006 to 2008, he was with Future Communication IC (FCI), Sungnam, Korea, where he was involved with the mobile TV tuner front-end design. In summer 2011, he was with Maxim Integrated Prod-

ucts, Sunnyvale, CA, USA, designing amplifiers for display buffers. His research interests include low-power, high-resolution analog-to-digital converter design. Dr. Lee was a recipient of the GE Foundation Scholar Program in 2003–2004, Outstanding Student Designer Award from Analog Device, Inc. in 2012, and Samsung Scholarship for graduate studies in 2008–2013.



Anantha P. Chandrakasan (F'04) received the B.S., M.S., and Ph.D. degrees in electrical engineering and computer sciences from the University of California, Berkeley, CA, USA, in 1989, 1990, and 1994, respectively.

Since September 1994, he has been with the Massachusetts Institute of Technology, Cambridge, where he is currently the Joseph F. and Nancy P. Keithley Professor of Electrical Engineering. His research interests include micro-power digital and mixed-signal integrated circuit design, wireless

microsensor system design, portable multimedia devices, energy efficient radios and emerging technologies. He is a coauthor of *Low Power Digital CMOS Design* (Kluwer Academic Publishers, 1995), *Digital Integrated Circuits* (Pearson Prentice-Hall, 2003, 2nd ed.), and *Sub-threshold Design for Ultra-Low Power Systems* (Springer 2006). He is also a co-editor of *Low Power CMOS Design* (IEEE Press, 1998), *Design of High-Performance Microprocessor Circuits* (IEEE Press, 2000), and *Leakage in Nanometer CMOS Technologies* (Springer, 2005). He was the Director of the MIT Microsystems Technology Laboratories from 2006 to 2011. Since July 2011, he is the Head of the MIT EECS Department.

Dr. Chandrakasan was a corecipient of several awards including the 1993 IEEE Communications Society's Best Tutorial Paper Award, the IEEE Electron Devices Society's 1997 Paul Rappaport Award for the Best Paper in an EDS publication during 1997, the 1999 DAC Design Contest Award, the 2004 DAC/ ISSCC Student Design Contest Award, the 2007 ISSCC Beatrice Winner Award for Editorial Excellence and the ISSCC Jack Kilby Award for Outstanding Student Paper (2007, 2008, 2009). He received the 2009 Semiconductor Industry Association (SIA) University Researcher Award. He has served as a technical program co-chair for the 1997 International Symposium on Low Power Electronics and Design (ISLPED), VLSI Design'98, and the 1998 IEEE Workshop on Signal Processing Systems. He was the Signal Processing Sub-committee Chair for ISSCC 1999-2001, the Program Vice-Chair for ISSCC 2002, the Program Chair for ISSCC 2003, the Technology Directions Sub-committee Chair for ISSCC 2004-2009, and the Conference Chair for ISSCC 2010-2011. He is the Conference Chair for ISSCC 2012. He was an Associate Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS from 1998 to 2001. He served on SSCS AdCom from 2000 to 2007 and he was the meetings committee chair from 2004 to 2007.



Hae-Seung Lee (F'96) received the B.S. and the M.S. degrees in electronic engineering from Seoul National University, Seoul, Korea, in 1978 and 1980, respectively, and the Ph.D. degree in electrical engineering from the University of California, Berkeley, CA, USA, in 1984.

While at the University of California, he developed self-calibration techniques for A/D converters. Since 1984, he has been on the faculty in the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA,

where he is now a Professor and the Director of Center for Integrated Circuits and Systems. From 1985 to 1999, he has acted as Consultant to Analog Devices, Inc., Wilmington, MA, USA, and MIT Lincoln Laboratories. He served as the Technology Advisory Board for Sensata Technologies from 2007 to 2009 and served the Technology Advisory Committee for Samsung Electronics and Cypress Semiconductor from 2004 to 2007 and from 2005 to 2007, respectively. His research interests are in the areas of analog integrated circuits with the emphasis on analog-to-digital converters in scaled CMOS technologies.

Prof. Lee was a recipient of the 1988 Presidential Young Investigators' Award and a corecipient ISSCC Jack Kilby Outstanding Student Paper Award in 2002 and 2006. He has served a number of technical program committees for various IEEE conferences, including the International Electron Devices Meeting, the International Solid-State Circuits Conference, the Custom Integrated Circuits Conference, and the IEEE Symposium on VLSI circuits. Prof. Lee is a Treasurer of the IEEE Solid-State Circuits Society.